{"id":"https://openalex.org/W2026131169","doi":"https://doi.org/10.1002/scj.4690201202","title":"Two\u2010Dimensional Array Processor AAP2 and Its Programming Language","display_name":"Two\u2010Dimensional Array Processor AAP2 and Its Programming Language","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2026131169","doi":"https://doi.org/10.1002/scj.4690201202","mag":"2026131169"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690201202","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690201202","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102345053","display_name":"Toshio Kondo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Toshio Kondo","raw_affiliation_strings":["NTT LSI Laboratories, Atugi, Japan 243\u201301","Toshio Kondo received B.S.E.E. and M.S.E.E. from the University of Nagoya in 1976 and 1978, respectively. He joined NTT in 1978 to conduct research and development in cellular array LSI, and parallel processing. He is currently on the technical staff at LSI Lab., NTT. He is a member of the ACM"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, Atugi, Japan 243\u201301","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"Toshio Kondo received B.S.E.E. and M.S.E.E. from the University of Nagoya in 1976 and 1978, respectively. He joined NTT in 1978 to conduct research and development in cellular array LSI, and parallel processing. He is currently on the technical staff at LSI Lab., NTT. He is a member of the ACM","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084193315","display_name":"Y. Sugiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshi Sugiyama","raw_affiliation_strings":["NTT LSI Laboratories, Atugi, Japan 243\u201301","Yoshi Sugiyama received a B.S.E.E. from the University of Shizuoka in 1969. He joined NTT in 1969. His research interest includes LSI-CAD. He is a senior member of the LSI Lab., NTT"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, Atugi, Japan 243\u201301","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"Yoshi Sugiyama received a B.S.E.E. from the University of Shizuoka in 1969. He joined NTT in 1969. His research interest includes LSI-CAD. He is a senior member of the LSI Lab., NTT","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112459859","display_name":"T. Nakashima","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105847","display_name":"NTT Basic Research Laboratories","ror":"https://ror.org/01m2pas06","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210105847"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayoshi Nakashima","raw_affiliation_strings":["NTT LSI Laboratories, Atugi, Japan 243\u201301","Takayoshi Nakashima received his B.S.E.E. and M.S.E.E. from the University of Hiroshima in 1966 and 1968, respectively. He joined NTT in 1968. His research interests include LSI switch, parallel LSI processor, and LSI-CAD systems. He is a senior member of the LSI Lab., NTT. Mr. Nakashima is a member of the IEEE, and the Information Processing Society of I.E.I.C.E"],"affiliations":[{"raw_affiliation_string":"NTT LSI Laboratories, Atugi, Japan 243\u201301","institution_ids":["https://openalex.org/I4210105847"]},{"raw_affiliation_string":"Takayoshi Nakashima received his B.S.E.E. and M.S.E.E. from the University of Hiroshima in 1966 and 1968, respectively. He joined NTT in 1968. His research interests include LSI switch, parallel LSI processor, and LSI-CAD systems. He is a senior member of the LSI Lab., NTT. Mr. Nakashima is a member of the IEEE, and the Information Processing Society of I.E.I.C.E","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102345053"],"corresponding_institution_ids":["https://openalex.org/I4210105847"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16112189,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"12","first_page":"14","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8045713901519775},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7438189387321472},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.5821825265884399},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.5796502232551575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5721198320388794},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5690312385559082},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5681544542312622},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5307244062423706},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.501702070236206},{"id":"https://openalex.org/keywords/array-data-structure","display_name":"Array data structure","score":0.47437864542007446},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4346773624420166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3243095874786377},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07524031400680542}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8045713901519775},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7438189387321472},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.5821825265884399},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.5796502232551575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5721198320388794},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5690312385559082},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5681544542312622},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5307244062423706},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.501702070236206},{"id":"https://openalex.org/C146064661","wikidata":"https://www.wikidata.org/wiki/Q186152","display_name":"Array data structure","level":2,"score":0.47437864542007446},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4346773624420166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3243095874786377},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07524031400680542},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690201202","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690201202","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1976079693","https://openalex.org/W1993473329","https://openalex.org/W2039969270","https://openalex.org/W2060346092","https://openalex.org/W2064478432","https://openalex.org/W2108245145","https://openalex.org/W2119241866","https://openalex.org/W2154467100","https://openalex.org/W2166247650"],"related_works":["https://openalex.org/W2102802899","https://openalex.org/W196565075","https://openalex.org/W2165326264","https://openalex.org/W2096870795","https://openalex.org/W2495828995","https://openalex.org/W2156571376","https://openalex.org/W2125289044","https://openalex.org/W2539069741","https://openalex.org/W2378240303","https://openalex.org/W1984759516"],"abstract_inverted_index":{"Abstract":[0],"An":[1],"SIMD":[2,96],"cellular":[3],"array":[4,16,33,61,84],"processor":[5,17,32,79,83],"\u201cAAP2\u201d":[6],"and":[7,59,66,138,150],"its":[8,30,146,151],"programming":[9],"language":[10],"AAPL":[11,134],"have":[12],"been":[13,166],"developed.":[14],"This":[15],"is":[18,54,99],"packed":[19],"into":[20],"as":[21,23],"little":[22],"0.2":[24],"m":[25],"volume":[26],"in":[27,113,171,188],"spite":[28],"of":[29,36,45,110,121,162,184],"massive":[31,82],"being":[34],"composed":[35],"256":[37,39],"\u00d7":[38,73],"single\u2010bit":[40],"processing":[41],"elements":[42],"[PEs],":[43],"each":[44,114],"which":[46,98],"has":[47,165],"8\u2010kbit":[48],"local":[49],"memory.":[50],"The":[51,81,133,159],"compact":[52],"size":[53],"due":[55,144],"to":[56,101,141,145,168,174],"the":[57,78,91,163,175,189],"simple":[58,137],"regular":[60],"structure":[62],"for":[63,77,155],"dense":[64],"packing":[65],"a":[67,103,136],"custom":[68],"CMOS":[69],"LSI":[70],"with":[71,90],"8":[72,74],"PEs":[75,126],"developed":[76],"array.":[80],"offers":[85],"outstanding":[86],"operation":[87,105,119,153],"power":[88],"together":[89],"following":[92],"functions:":[93],"(1)":[94],"modified":[95],"control":[97],"able":[100],"select":[102],"different":[104,108],"function":[106],"or":[107,181],"direction":[109],"inter\u2010PE":[111],"transfer":[112,118],"PE;":[115],"(2)":[116],"propagation":[117],"capable":[120],"propagating":[122],"data":[123],"through":[124],"15":[125],"within":[127],"one":[128],"clock":[129],"cycle":[130],"(330":[131],"ns).":[132],"enables":[135],"efficient":[139],"program":[140],"be":[142,169],"designed":[143],"APL\u2010like":[147],"scanning":[148],"statements":[149,154],"primitive":[152],"unique":[156],"AAP":[157],"functions.":[158],"high":[160],"performance":[161],"AAP2":[164],"shown":[167],"equivalent":[170],"simulation":[172],"capability":[173,183],"very":[176],"high\u2010speed":[177],"hardware":[178],"logic":[179],"simul.ator":[180],"routing":[182],"over":[185],"1000":[186],"MIPS":[187],"automatic":[190],"chip":[191],"layout":[192],"design.":[193]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}