{"id":"https://openalex.org/W1994375188","doi":"https://doi.org/10.1002/scj.4690201003","title":"MAN\u2010YO: Mixed level parallel logic simulation engine","display_name":"MAN\u2010YO: Mixed level parallel logic simulation engine","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W1994375188","doi":"https://doi.org/10.1002/scj.4690201003","mag":"1994375188"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690201003","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690201003","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090608277","display_name":"Nobuhiko Koike","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nobuhiko Koike","raw_affiliation_strings":["C&C Systems Laboratories, NEC Corporation, Kawasaki, Japan 213","Nobuhiko Koike received a B.S. and M.S. from the University of Tokyo in 1970 and 1972, respectively. He joined Nippon Electric Corporation in 1972. His responsibilities include research and development of multiprocessor systems, logic simulation engine (HAL), and parallel circuit simulation. He is currently a section manager at the C&C Systems Lab., NEC. He was a recipient of the 1984 I.E.I.C.E. outstanding paper award. He is a member of the I.E.I.C.E"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Laboratories, NEC Corporation, Kawasaki, Japan 213","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Nobuhiko Koike received a B.S. and M.S. from the University of Tokyo in 1970 and 1972, respectively. He joined Nippon Electric Corporation in 1972. His responsibilities include research and development of multiprocessor systems, logic simulation engine (HAL), and parallel circuit simulation. He is currently a section manager at the C&C Systems Lab., NEC. He was a recipient of the 1984 I.E.I.C.E. outstanding paper award. He is a member of the I.E.I.C.E","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088058883","display_name":"Toshiyuki Nakata","orcid":"https://orcid.org/0000-0001-6383-7105"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]},{"id":"https://openalex.org/I4210121272","display_name":"Anna Needs Neuroblastoma Answers","ror":"https://ror.org/02z5k8341","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210121272"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Toshiyuki Nakata","raw_affiliation_strings":["C&C Systems Laboratories, NEC Corporation, Kawasaki, Japan 213","Toshiyuki Nakata received a B.S. and a Ph.D. in Information Sciences from the University of Kyoto in 1980 and 1985, respectively. He joined NEC in 1985 where he is currently a member of the technical staff at the C&C Systems Lab. conducting research on computer systems and parallel computing. He is a member of the I.E.I.C.E"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Laboratories, NEC Corporation, Kawasaki, Japan 213","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Toshiyuki Nakata received a B.S. and a Ph.D. in Information Sciences from the University of Kyoto in 1980 and 1985, respectively. He joined NEC in 1985 where he is currently a member of the technical staff at the C&C Systems Lab. conducting research on computer systems and parallel computing. He is a member of the I.E.I.C.E","institution_ids":["https://openalex.org/I4210121272"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088817396","display_name":"Nobuki Kajihara","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]},{"id":"https://openalex.org/I4210121272","display_name":"Anna Needs Neuroblastoma Answers","ror":"https://ror.org/02z5k8341","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210121272"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Nobuki Kajihara","raw_affiliation_strings":["C&C Systems Laboratories, NEC Corporation, Kawasaki, Japan 213","Nobuki Kajihara received a B.S. and a Ph.D. in Electrical Engineering from Yamaguchi University in 1981 and 1986, respectively. He joined NEC in 1986 and became a member of the technical staff at the C&C Systems Lab. His research interests include computer systems, parallel computing, and neural computing. He is a member of the I.E.I.C.E. and the AI Society"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Laboratories, NEC Corporation, Kawasaki, Japan 213","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"Nobuki Kajihara received a B.S. and a Ph.D. in Electrical Engineering from Yamaguchi University in 1981 and 1986, respectively. He joined NEC in 1986 and became a member of the technical staff at the C&C Systems Lab. His research interests include computer systems, parallel computing, and neural computing. He is a member of the I.E.I.C.E. and the AI Society","institution_ids":["https://openalex.org/I4210121272"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14513177,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"10","first_page":"31","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.8302791118621826},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7979785203933716},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6714854836463928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5312438011169434},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.52486252784729},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4611224830150604},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36916226148605347},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11903280019760132}],"concepts":[{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.8302791118621826},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7979785203933716},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6714854836463928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5312438011169434},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.52486252784729},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4611224830150604},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36916226148605347},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11903280019760132}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690201003","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690201003","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W69098491"],"related_works":["https://openalex.org/W2077986289","https://openalex.org/W4251160711","https://openalex.org/W4231839681","https://openalex.org/W2098419840","https://openalex.org/W1944377106","https://openalex.org/W1966764473","https://openalex.org/W1996820488","https://openalex.org/W4247130854","https://openalex.org/W1984298705","https://openalex.org/W2347708070"],"abstract_inverted_index":{"Abstract":[0],"MAN\u2010YO":[1],"is":[2,47],"a":[3,28,40,45],"special\u2010purpose":[4],"parallel":[5],"computing":[6],"machine":[7],"being":[8],"developed":[9],"for":[10,35,54],"logic":[11,58],"circuit":[12],"design":[13],"and":[14,27,33],"simulation.":[15,38,59,71],"It":[16],"uses":[17],"dedicated":[18,31],"hardware":[19],"to":[20,49,63],"increase":[21],"the":[22,65,68],"speed":[23],"of":[24,30,67],"gate\u2010level":[25],"simulation,":[26],"combination":[29],"microprograms":[32],"processors":[34],"functional":[36,69],"level":[37,70],"Furthermore,":[39],"multiprocessor":[41],"architecture,":[42],"interconnected":[43],"by":[44],"loop\u2010network,":[46],"used":[48],"provide":[50],"concurrent":[51],"processing":[52],"capability":[53],"high":[55],"performance,":[56],"multilevel":[57],"Experiments":[60],"were":[61],"conducted":[62],"assess":[64],"performance":[66]},"counts_by_year":[],"updated_date":"2026-06-23T06:36:01.041984","created_date":"2025-10-10T00:00:00"}