{"id":"https://openalex.org/W2013509320","doi":"https://doi.org/10.1002/scj.4690200406","title":"High\u2010speed multioperand addition and subtraction using a p\u2010ary representation with necessary and minimum redundancy","display_name":"High\u2010speed multioperand addition and subtraction using a p\u2010ary representation with necessary and minimum redundancy","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2013509320","doi":"https://doi.org/10.1002/scj.4690200406","mag":"2013509320"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690200406","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690200406","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008535929","display_name":"T. Tamesada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210161542","display_name":"Istituto Nazionale di Riposo e Cura per Anziani","ror":"https://ror.org/057aq1y25","country_code":"IT","type":"healthcare","lineage":["https://openalex.org/I4210153126","https://openalex.org/I4210161542"]},{"id":"https://openalex.org/I75717288","display_name":"Rogers (United States)","ror":"https://ror.org/05m9vrv91","country_code":"US","type":"company","lineage":["https://openalex.org/I75717288"]},{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["IT","JP","US"],"is_corresponding":true,"raw_author_name":"Takeomi Tamesada","raw_affiliation_strings":["Faculty of Engineering, Tokushima University, Tokushima, Japan 770","Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University, and obtained a Master's degree from there in 1966. He obtained a Dr. of Eng. degree from Kyoto University. He has been an Assistant in the Dept. of Elect. Eng.; an Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng.; and is presently Prof., Electronic Circuit Eng., Dept. Electronic Eng., Fac. Eng., Tokushima University. He is engaged primarily in research on critical trigger pulse and transition mechanism of flip-flop circuit, three-and multiphase multivibrator, mathematical modeling, analysis and synthesis of sequential circuit with quasi-stable states, control of the electrical prosthetic hand, evoked electro-myography and its application to prediction of lateroflexion vibrator using logic gate, highspeed operation algorithm. Interested in ultrahigh-speed multivibrator, application of sequential circuit with quasi-stable states, data representation for high-speed operation, CAD, fault detection and diagnosis of large-scale logic system, and optical electronic circuit. Author of five books including Electronic Circuits, I, II (Asakura Shoten Co.), Electronic Computer (Asakura Shoten Co.) (coauthor). He is a member of IEEE","Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University, and obtained a Master's degree from there in 1966. He obtained a Dr. of Eng. degree from Kyoto University. He has been an Assistant in the Dept. of Elect. Eng","is presently Prof., Electronic Circuit Eng., Dept. Electronic Eng., Fac. Eng., Tokushima University. He is engaged primarily in research on critical trigger pulse and transition mechanism of flip-flop circuit, three-and multiphase multivibrator, mathematical modeling, analysis and synthesis of sequential circuit with quasi-stable states, control of the electrical prosthetic hand, evoked electro-myography and its application to prediction of lateroflexion vibrator using logic gate, highspeed operation algorithm. Interested in ultrahigh-speed multivibrator, application of sequential circuit with quasi-stable states, data representation for high-speed operation, CAD, fault detection and diagnosis of large-scale logic system, and optical electronic circuit. Author of five books including Electronic Circuits, I, II (Asakura Shoten Co.), Electronic Computer (Asakura Shoten Co.) (coauthor). He is a member of IEEE","an Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tokushima University, Tokushima, Japan 770","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University, and obtained a Master's degree from there in 1966. He obtained a Dr. of Eng. degree from Kyoto University. He has been an Assistant in the Dept. of Elect. Eng.; an Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng.; and is presently Prof., Electronic Circuit Eng., Dept. Electronic Eng., Fac. Eng., Tokushima University. He is engaged primarily in research on critical trigger pulse and transition mechanism of flip-flop circuit, three-and multiphase multivibrator, mathematical modeling, analysis and synthesis of sequential circuit with quasi-stable states, control of the electrical prosthetic hand, evoked electro-myography and its application to prediction of lateroflexion vibrator using logic gate, highspeed operation algorithm. Interested in ultrahigh-speed multivibrator, application of sequential circuit with quasi-stable states, data representation for high-speed operation, CAD, fault detection and diagnosis of large-scale logic system, and optical electronic circuit. Author of five books including Electronic Circuits, I, II (Asakura Shoten Co.), Electronic Computer (Asakura Shoten Co.) (coauthor). He is a member of IEEE","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University, and obtained a Master's degree from there in 1966. He obtained a Dr. of Eng. degree from Kyoto University. He has been an Assistant in the Dept. of Elect. Eng","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"is presently Prof., Electronic Circuit Eng., Dept. Electronic Eng., Fac. Eng., Tokushima University. He is engaged primarily in research on critical trigger pulse and transition mechanism of flip-flop circuit, three-and multiphase multivibrator, mathematical modeling, analysis and synthesis of sequential circuit with quasi-stable states, control of the electrical prosthetic hand, evoked electro-myography and its application to prediction of lateroflexion vibrator using logic gate, highspeed operation algorithm. Interested in ultrahigh-speed multivibrator, application of sequential circuit with quasi-stable states, data representation for high-speed operation, CAD, fault detection and diagnosis of large-scale logic system, and optical electronic circuit. Author of five books including Electronic Circuits, I, II (Asakura Shoten Co.), Electronic Computer (Asakura Shoten Co.) (coauthor). He is a member of IEEE","institution_ids":["https://openalex.org/I75717288"]},{"raw_affiliation_string":"an Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng","institution_ids":["https://openalex.org/I4210161542"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5008535929"],"corresponding_institution_ids":["https://openalex.org/I4210161542","https://openalex.org/I75717288","https://openalex.org/I922474255"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14793741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"4","first_page":"59","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8740894198417664},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.7915111780166626},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6522824764251709},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.649345874786377},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.6257387399673462},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.622193455696106},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.5991333723068237},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5213081240653992},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.45274078845977783},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4457312226295471},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.4392392039299011},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4029848575592041},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.21727102994918823}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8740894198417664},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.7915111780166626},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6522824764251709},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.649345874786377},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.6257387399673462},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.622193455696106},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.5991333723068237},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5213081240653992},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.45274078845977783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4457312226295471},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.4392392039299011},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4029848575592041},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.21727102994918823},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690200406","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690200406","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W86706282","https://openalex.org/W1578458555","https://openalex.org/W1978014159","https://openalex.org/W2087683261","https://openalex.org/W2131256658","https://openalex.org/W2485915387"],"related_works":["https://openalex.org/W2476677144","https://openalex.org/W2186305054","https://openalex.org/W2015084332","https://openalex.org/W4254893742","https://openalex.org/W3058603555","https://openalex.org/W2079170987","https://openalex.org/W2620721484","https://openalex.org/W2090865818","https://openalex.org/W2963161526","https://openalex.org/W2204275588"],"abstract_inverted_index":{"Abstract":[0],"In":[1,26],"the":[2,9,27,38,51,77,105,108,135,137,148,174,214,222,232,238,267,280,304,307],"usual":[3],"P":[4,21,30,57,87,110,116,128,159,197,252,261],"\u2010ary":[5,31,111,117],"number":[6,52,194,234],"digit":[7],"for":[8,141,237,272],"addition":[10,39,78,175],"and":[11,37,79,97,147,176,266],"subtraction":[12,41,80,177],"of":[13,50,53,81,95,178,186,235,269,296],"two":[14],"numbers":[15],"(operands),":[16],"0,":[17,124],"1,":[18,123,125,146],"2,":[19,122,126],"\u2026,":[20,86,127],"\u2010":[22,129,145],"1":[23,33],"are":[24,311],"employed.":[25],"minimum":[28,138,215,233],"redundant":[29,109],"representation,":[32],"is":[34,72,102,143,191,201,213,226,231,262,275],"further":[35],"used,":[36],"or":[40],"can":[42,75,131,151,164,172,284,291,300],"be":[43,132,152,166,292,301],"performed":[44],"in":[45,90,181],"a":[46,68,91,182,287],"constant":[47,92,183],"time":[48,93,184,224],"independent":[49,94,185],"operand":[54],"digits":[55],"(":[56,241,245,247,249],"\u03f5{2,":[58],"3,":[59,85],"4,":[60],"\u2026}).":[61],"This":[62],"paper":[63],"extends":[64],"this":[65],"property.":[66],"First,":[67],"high\u2010speed":[69,289,297],"addition\u2010subtraction":[70],"algorithm":[71,150,163,170],"discussed.":[73],"It":[74,200],"execute":[76,173],"L":[82,144,155,179,190,258,270],"(\u03f5":[83,158],"{2,":[84],"})":[88],"operands":[89,180],"n":[96,187],"L.":[98,199],"The":[99,161],"following":[100],"property":[101],"shown":[103,202],"as":[104,134],"result.":[106],"Using":[107,279],"representation":[112],"(called":[113],"K":[114,120,142,157],"\u2010redundant":[115],"representation),":[118],"where":[119,189,229,306],",\u2026,":[121],"l":[130],"used":[133],"digit,":[136],"necessary":[139],"value":[140],"desired":[149],"found":[153],"if":[154,204],"\u20101":[156],"\u20141).":[160],"presented":[162],"easily":[165],"extended":[167],"to":[168],"an":[169,192],"which":[171,273],",":[188,271],"arbitrary":[193],"such":[195],"that":[196,203,286],"+I":[198],"f(x)":[205],"=":[206],"[log":[207],"px":[208],"]+1":[209],"([":[210],"y":[211,220],"]":[212],"integer":[216],"not":[217],"less":[218],"than":[219],"),":[221],"computation":[223],"T":[225,264,274],"O":[227],"(loga),":[228],"\u03b1":[230,254],"operations":[236],"function":[239],"f":[240,244,246,248],")":[242],"satisfying":[243],"F":[250],"))))":[251],";":[253],"increases":[255,277],"stepwise":[256],"with":[257],".":[259],"When":[260],"increased,":[263],"decreases,":[265],"range":[268],"constant,":[276],"exponentially.":[278],"proposed":[281],"algorithm,":[282],"one":[283],"expect":[285],"multi\u2010input":[288],"adder\u2010subtractor":[290],"constructed.":[293],"Various":[294],"kinds":[295],"data":[298],"processings":[299],"realized,":[302],"including":[303],"multiplication,":[305],"shifted":[308],"partial":[309],"products":[310],"added.":[312]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}