{"id":"https://openalex.org/W2056362990","doi":"https://doi.org/10.1002/scj.4690200402","title":"Generating cartesian products of two sets on a shuffle\u2010exchange network","display_name":"Generating cartesian products of two sets on a shuffle\u2010exchange network","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2056362990","doi":"https://doi.org/10.1002/scj.4690200402","mag":"2056362990"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690200402","doi":"https://doi.org/10.1002/scj.4690200402","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690200402","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Takeshi Kumagai","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]},{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Kumagai","raw_affiliation_strings":["Faculty of Engineering, Utsunomiya University, Utsunomiya, Japan 321","Takeshi Kumagai graduated in 1976 from Dept. Electrical Eng., Fac. Eng., Nagoya Universit y, and obtained a Master's degree from there in 1978. He was a Research Associate in 1979 in the Dept. Inf. Sci., Fac. Eng., Utsunomiya University. Presently he is a Research Associate at the Education Ctr. for Inf. Proc., Nagoya University. He is interested in parallel computer architecture and programming language processing systems. He is a member of Inf. Proc. SOC. Jap.; and ACM","Takeshi Kumagai graduated in 1976 from Dept. Electrical Eng., Fac. Eng., Nagoya Universit y, and obtained a Master's degree from there in 1978. He was a Research Associate in 1979 in the Dept. Inf. Sci., Fac. Eng., Utsunomiya University. Presently he is a Research Associate at the Education Ctr. for Inf. Proc., Nagoya University. He is interested in parallel computer architecture and programming language processing systems. He is a member of Inf. Proc. SOC. Jap"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Utsunomiya University, Utsunomiya, Japan 321","institution_ids":["https://openalex.org/I207399273"]},{"raw_affiliation_string":"Takeshi Kumagai graduated in 1976 from Dept. Electrical Eng., Fac. Eng., Nagoya Universit y, and obtained a Master's degree from there in 1978. He was a Research Associate in 1979 in the Dept. Inf. Sci., Fac. Eng., Utsunomiya University. Presently he is a Research Associate at the Education Ctr. for Inf. Proc., Nagoya University. He is interested in parallel computer architecture and programming language processing systems. He is a member of Inf. Proc. SOC. Jap.; and ACM","institution_ids":["https://openalex.org/I207399273","https://openalex.org/I60134161"]},{"raw_affiliation_string":"Takeshi Kumagai graduated in 1976 from Dept. Electrical Eng., Fac. Eng., Nagoya Universit y, and obtained a Master's degree from there in 1978. He was a Research Associate in 1979 in the Dept. Inf. Sci., Fac. Eng., Utsunomiya University. Presently he is a Research Associate at the Education Ctr. for Inf. Proc., Nagoya University. He is interested in parallel computer architecture and programming language processing systems. He is a member of Inf. Proc. SOC. Jap","institution_ids":["https://openalex.org/I207399273","https://openalex.org/I60134161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108566424","display_name":"Takanobu Baba","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]},{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I60134161","display_name":"Nagoya University","ror":"https://ror.org/04chrp450","country_code":"JP","type":"education","lineage":["https://openalex.org/I60134161"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takanobu Baba","raw_affiliation_strings":["Presently with Education Center for Information Processing, Nagoya University","Takanobu Baba graduated in 1970 from Dept. Math. Eng., Fac. Eng., Kyoto University, where in 1975 he obtained a Dr. of Eng. degree. Since 1975, he served as Assistant and Lecturer at the Univ. Electrocomm. Presently he is an Associate Professor in the Dept. Inf. Sci., Fac. Eng., Utsunomiya University. He is the author of Microprogramming (Shokodo CO.) and Microprogrammable Parallel Computers (MIT Press)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Presently with Education Center for Information Processing, Nagoya University","institution_ids":["https://openalex.org/I60134161"]},{"raw_affiliation_string":"Takanobu Baba graduated in 1970 from Dept. Math. Eng., Fac. Eng., Kyoto University, where in 1975 he obtained a Dr. of Eng. degree. Since 1975, he served as Assistant and Lecturer at the Univ. Electrocomm. Presently he is an Associate Professor in the Dept. Inf. Sci., Fac. Eng., Utsunomiya University. He is the author of Microprogramming (Shokodo CO.) and Microprogrammable Parallel Computers (MIT Press)","institution_ids":["https://openalex.org/I207399273","https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081313337","display_name":"Hideki Saito","orcid":"https://orcid.org/0000-0002-6566-6386","observed_orcids":["https://orcid.org/0000-0002-6566-6386","https://orcid.org/0009-0000-2443-6026"]},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideki Saito","raw_affiliation_strings":["Hideki Saito graduated in 1985 from Dept. Inf. Sci., Fac. Eng., Utsunomiya University, and obtained a Master's degree from there in 1987. He then affiliated with Japan Digital Equipment R&D Center. In graduate school, he engaged in research on parallel processing of PROLOG programs and relational database systems. He is a member of Inf. Proc. SOC. Japan","Presently with Japan Digital Equipment R&D Center, Ltd"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hideki Saito graduated in 1985 from Dept. Inf. Sci., Fac. Eng., Utsunomiya University, and obtained a Master's degree from there in 1987. He then affiliated with Japan Digital Equipment R&D Center. In graduate school, he engaged in research on parallel processing of PROLOG programs and relational database systems. He is a member of Inf. Proc. SOC. Japan","institution_ids":["https://openalex.org/I207399273"]},{"raw_affiliation_string":"Presently with Japan Digital Equipment R&D Center, Ltd","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26851173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":"4","first_page":"11","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9789999723434448,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9789999723434448,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0034000000450760126,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.0031999999191612005,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/shuffle-exchange-networks","display_name":"shuffle-exchange networks","score":0.9829999804496765},{"id":"https://openalex.org/keywords/interconnection-networks","display_name":"interconnection networks","score":0.7620000243186951},{"id":"https://openalex.org/keywords/set-operations","display_name":"set operations","score":0.4659999907016754},{"id":"https://openalex.org/keywords/switching-elements","display_name":"switching elements","score":0.6869999766349792},{"id":"https://openalex.org/keywords/network-realization","display_name":"network realization","score":0.5299999713897705},{"id":"https://openalex.org/keywords/optimal-network-design","display_name":"optimal network design","score":0.42899999022483826}],"concepts":[{"id":"https://openalex.org/C65236422","wikidata":"https://www.wikidata.org/wiki/Q173740","display_name":"Cartesian product","level":2,"score":0.9352406859397888},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.8987826704978943},{"id":"https://openalex.org/C16038011","wikidata":"https://www.wikidata.org/wiki/Q62912","display_name":"Cartesian coordinate system","level":2,"score":0.8110598921775818},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.6643280982971191},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5681837201118469},{"id":"https://openalex.org/C200288055","wikidata":"https://www.wikidata.org/wiki/Q2621792","display_name":"Element (criminal law)","level":2,"score":0.5479112863540649},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.49076804518699646},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.42129582166671753},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3903712034225464},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3648816645145416},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3445113003253937},{"id":"https://openalex.org/C136119220","wikidata":"https://www.wikidata.org/wiki/Q1000660","display_name":"Algebra over a field","level":2,"score":0.33782386779785156},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.30990880727767944},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.2651536464691162},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.1518467664718628},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.13395163416862488},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07921800017356873},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690200402","doi":"https://doi.org/10.1002/scj.4690200402","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690200402","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1976284552","https://openalex.org/W2055869266","https://openalex.org/W2059966162","https://openalex.org/W2093762724","https://openalex.org/W2141389982","https://openalex.org/W2752061190"],"related_works":["https://openalex.org/W2949097972","https://openalex.org/W4299640900","https://openalex.org/W2141418112","https://openalex.org/W4225501230","https://openalex.org/W2738565459","https://openalex.org/W2022544890","https://openalex.org/W3159629589","https://openalex.org/W3030274415","https://openalex.org/W68628300","https://openalex.org/W2045812595"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"paper":[2,144],"describes":[3],"a":[4,11],"method":[5,96,140],"which":[6,24],"generates":[7],"all":[8,26],"elements":[9,27,69],"of":[10,14,28,54,64,86,93,100,108,114,123],"Cartesian":[12,30,62,88,125],"product":[13,31,63,126],"two":[15,65],"sets,":[16],"using":[17],"the":[18,29,55,61,80,87,94,98,101,106,109,115,121,124,139],"shuffle\u2010exchange":[19,76,116,130],"network.":[20],"Often,":[21],"processing":[22],"appears":[23],"requires":[25],"in":[32,35,43,142],"various":[33],"fields":[34],"computer":[36],"science":[37],"as":[38,40],"well":[39],"set":[41],"manipulations":[42],"mathematics.":[44],"Consequently,":[45,138],"this":[46,59,143],"operation":[47],"can":[48],"be":[49,52],"considered":[50],"to":[51,83],"one":[53],"most":[56],"fundamental.":[57],"In":[58,105,120],"paper,":[60],"sets":[66],"with":[67],"N/2":[68],"is":[70,136,145],"generated":[71],"by":[72,78,127],"an":[73,128],"N\u2010input,":[74],"N/2\u2010stage":[75,129],"network":[77,117],"assigning":[79],"switching":[81,134],"element":[82,85,135],"each":[84],"product.":[89],"The":[90],"experimental":[91],"derivation":[92,107],"realization":[95,110,122],"and":[97],"result":[99],"experiment":[102],"are":[103,118],"described.":[104],"method,":[111],"some":[112],"properties":[113],"discussed.":[119],"network,":[131],"no":[132],"redundant":[133],"used.":[137],"shown":[141],"optimal.":[146]},"counts_by_year":[],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2025-10-10T00:00:00"}