{"id":"https://openalex.org/W1978014159","doi":"https://doi.org/10.1002/scj.4690191104","title":"High\u2010speed addition and subtraction using a minimum redundant p\u2010ary representation","display_name":"High\u2010speed addition and subtraction using a minimum redundant p\u2010ary representation","publication_year":1988,"publication_date":"1988-11-01","ids":{"openalex":"https://openalex.org/W1978014159","doi":"https://doi.org/10.1002/scj.4690191104","mag":"1978014159"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690191104","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690191104","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008535929","display_name":"T. Tamesada","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]},{"id":"https://openalex.org/I4210166347","display_name":"S.P.E.C.I.E.S.","ror":"https://ror.org/05tgamw04","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210166347"]},{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP","US"],"is_corresponding":true,"raw_author_name":"Takeomi Tamesada","raw_affiliation_strings":["Faculty of Engineering, Tokushima University, Tokushima, Japan 770","Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University and obtained a Master's degree in 1966. He then was named an Assistant in the Dept. of Electrical Eng., and Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng. He is presently a Prof. of Electronic Circuit Eng., Dept. Electronic Eng., Tokushima University. He obtained a Dr. of Engineering degree from Kyoto University. His research is primarily in marginal trigger pulse and transition mechanism in flip-flop, three-phase astable, monostable and bistable circuits, multiphase multivibrator, sequential circuit having quasi-stable state, control of electric hand prosthesis, induced myoelectric potential and application to prediction and therapy of vertebrae deformation, and multivibrator using logic gates. Dr. Tamesada is also interested in super-high-speed multivibrators, the application of a sequential circuit having quasi-stable states, high-speed operation algorithm, and CAD of logic circuit. He has written 5 books including Electronic Circuits I, I1 (Asakura Co.); and Electronic Computers I (Asakura Co.). He is a member of I.E.E.E","Electronic Computers I (Asakura Co.). He is a member of I.E.E.E","Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University and obtained a Master's degree in 1966. He then was named an Assistant in the Dept. of Electrical Eng., and Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng. He is presently a Prof. of Electronic Circuit Eng., Dept. Electronic Eng., Tokushima University. He obtained a Dr. of Engineering degree from Kyoto University. His research is primarily in marginal trigger pulse and transition mechanism in flip-flop, three-phase astable, monostable and bistable circuits, multiphase multivibrator, sequential circuit having quasi-stable state, control of electric hand prosthesis, induced myoelectric potential and application to prediction and therapy of vertebrae deformation, and multivibrator using logic gates. Dr. Tamesada is also interested in super-high-speed multivibrators, the application of a sequential circuit having quasi-stable states, high-speed operation algorithm, and CAD of logic circuit. He has written 5 books including Electronic Circuits I, I1 (Asakura Co.)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tokushima University, Tokushima, Japan 770","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University and obtained a Master's degree in 1966. He then was named an Assistant in the Dept. of Electrical Eng., and Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng. He is presently a Prof. of Electronic Circuit Eng., Dept. Electronic Eng., Tokushima University. He obtained a Dr. of Engineering degree from Kyoto University. His research is primarily in marginal trigger pulse and transition mechanism in flip-flop, three-phase astable, monostable and bistable circuits, multiphase multivibrator, sequential circuit having quasi-stable state, control of electric hand prosthesis, induced myoelectric potential and application to prediction and therapy of vertebrae deformation, and multivibrator using logic gates. Dr. Tamesada is also interested in super-high-speed multivibrators, the application of a sequential circuit having quasi-stable states, high-speed operation algorithm, and CAD of logic circuit. He has written 5 books including Electronic Circuits I, I1 (Asakura Co.); and Electronic Computers I (Asakura Co.). He is a member of I.E.E.E","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Electronic Computers I (Asakura Co.). He is a member of I.E.E.E","institution_ids":["https://openalex.org/I4210166347"]},{"raw_affiliation_string":"Takeomi Tamesada graduated in 1963 from Dept. Electrical Eng., Fac. Eng., Tokushima University and obtained a Master's degree in 1966. He then was named an Assistant in the Dept. of Electrical Eng., and Assistant, Lecturer and Assoc. Prof. in the Dept. Electronic Eng. He is presently a Prof. of Electronic Circuit Eng., Dept. Electronic Eng., Tokushima University. He obtained a Dr. of Engineering degree from Kyoto University. His research is primarily in marginal trigger pulse and transition mechanism in flip-flop, three-phase astable, monostable and bistable circuits, multiphase multivibrator, sequential circuit having quasi-stable state, control of electric hand prosthesis, induced myoelectric potential and application to prediction and therapy of vertebrae deformation, and multivibrator using logic gates. Dr. Tamesada is also interested in super-high-speed multivibrators, the application of a sequential circuit having quasi-stable states, high-speed operation algorithm, and CAD of logic circuit. He has written 5 books including Electronic Circuits I, I1 (Asakura Co.)","institution_ids":["https://openalex.org/I922474255","https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5008535929"],"corresponding_institution_ids":["https://openalex.org/I22299242","https://openalex.org/I4210166347","https://openalex.org/I922474255"],"apc_list":null,"apc_paid":null,"fwci":0.4075,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62015827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":"11","first_page":"33","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.7481478452682495},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.7297846078872681},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.6402016878128052},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.6080066561698914},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5975638628005981},{"id":"https://openalex.org/keywords/carry","display_name":"Carry (investment)","score":0.570753812789917},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5665637850761414},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.5244941115379333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4975118935108185},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42435958981513977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3967888057231903},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.39060795307159424},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20079633593559265}],"concepts":[{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.7481478452682495},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.7297846078872681},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.6402016878128052},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.6080066561698914},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5975638628005981},{"id":"https://openalex.org/C2776299755","wikidata":"https://www.wikidata.org/wiki/Q432449","display_name":"Carry (investment)","level":2,"score":0.570753812789917},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5665637850761414},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.5244941115379333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4975118935108185},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42435958981513977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3967888057231903},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.39060795307159424},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20079633593559265},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690191104","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690191104","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2084562780","https://openalex.org/W2131256658"],"related_works":["https://openalex.org/W2036954759","https://openalex.org/W1524309238","https://openalex.org/W1524010526","https://openalex.org/W2159050428","https://openalex.org/W4238090084","https://openalex.org/W2013798374","https://openalex.org/W3119368409","https://openalex.org/W2037752418","https://openalex.org/W4237775389","https://openalex.org/W2049680169"],"abstract_inverted_index":{"Abstract":[0],"In":[1,77],"redundant":[2,56,60,118,126,135,169],"binary":[3,57,170],"representation,":[4,58,79,138],"1,":[5,84,89,104,116],"0":[6],"and":[7,139],"1":[8],"are":[9],"used":[10,92],"in":[11,96,164,175],"each":[12],"digit.":[13],"It":[14],"is":[15,35,122,155],"known":[16],"that":[17,141],"the":[18,52,55,59,75,78,94,99,117,124,133,147,165,168,176,179,182],"representation":[19,63,121],"can":[20,64,90,184],"realize":[21],"a":[22,27,46,191,197],"parallel":[23],"high\u2010speed":[24,192],"addition":[25,97,143],"where":[26,146],"carry":[28,148],"propagation":[29,149],"over":[30,150],"two":[31,153],"or":[32],"more":[33,151],"digits":[34,154,180],"not":[36,156],"produced,":[37],"which":[38,187],"helps":[39],"to":[40,98,190],"execute":[41],"various":[42],"functional":[43,193],"computations":[44],"at":[45],"high":[47],"speed.":[48],"By":[49,172],"further":[50],"extending":[51],"idea":[53],"of":[54,167,181],"P":[61,68,87,101,119,127,136,161,174],"\u2010ary":[62,120,128,137],"be":[65,91,185],"constructed":[66],"with":[67,196],"(=":[69,109],"2,":[70,85,105],"3,":[71,106],"4,":[72],"\u2026)":[73],"as":[74,93,163],"base.":[76],"K":[80,108,111,114],"negative":[81],"integers":[82,103],"0,":[83],"\u2026,":[86,107],"\u2010":[88,110],"digit,":[95],"usual":[100],"positive":[102],").":[112],"When":[113],"=":[115],"called":[123],"minimum":[125,134],"representation.":[129,171],"This":[130],"paper":[131],"considers":[132],"shows":[140],"an":[142],"algorithm":[144],"exists":[145],"than":[152],"produced":[157],"for":[158],"arbitrary":[159],"base":[160],",":[162],"case":[166],"increasing":[173],"proposed":[177],"algorithm,":[178],"data":[183],"reduced":[186],"will":[188],"lead":[189],"computation":[194],"device":[195],"simple":[198],"structure.":[199]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}