{"id":"https://openalex.org/W2002554721","doi":"https://doi.org/10.1002/scj.4690181203","title":"A VLSI architecture for pipeline fft processor","display_name":"A VLSI architecture for pipeline fft processor","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W2002554721","doi":"https://doi.org/10.1002/scj.4690181203","mag":"2002554721"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690181203","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690181203","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075325254","display_name":"Yukio Takahashi","orcid":"https://orcid.org/0000-0001-8506-4289"},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yukio Takahashi","raw_affiliation_strings":["NTT ELectrical Communications Laboratories, Musashino, Japan 180"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT ELectrical Communications Laboratories, Musashino, Japan 180","institution_ids":["https://openalex.org/I2251713219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113450460","display_name":"Satoshi Sekine","orcid":null},"institutions":[{"id":"https://openalex.org/I2251713219","display_name":"NTT (Japan)","ror":"https://ror.org/00berct97","country_code":"JP","type":"company","lineage":["https://openalex.org/I2251713219"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Sekine","raw_affiliation_strings":["NTT ELectrical Communications Laboratories, Musashino, Japan 180"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NTT ELectrical Communications Laboratories, Musashino, Japan 180","institution_ids":["https://openalex.org/I2251713219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14799154,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"12","first_page":"18","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.7903431057929993},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7579106092453003},{"id":"https://openalex.org/keywords/split-radix-fft-algorithm","display_name":"Split-radix FFT algorithm","score":0.726783275604248},{"id":"https://openalex.org/keywords/prime-factor-fft-algorithm","display_name":"Prime-factor FFT algorithm","score":0.6270551085472107},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6213271021842957},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5658699870109558},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48189789056777954},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3900294899940491},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.364560604095459},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25292983651161194},{"id":"https://openalex.org/keywords/fourier-transform","display_name":"Fourier transform","score":0.1422595977783203},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.11907616257667542}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.7903431057929993},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7579106092453003},{"id":"https://openalex.org/C103755468","wikidata":"https://www.wikidata.org/wiki/Q17103599","display_name":"Split-radix FFT algorithm","level":5,"score":0.726783275604248},{"id":"https://openalex.org/C77928272","wikidata":"https://www.wikidata.org/wiki/Q7243214","display_name":"Prime-factor FFT algorithm","level":5,"score":0.6270551085472107},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6213271021842957},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5658699870109558},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48189789056777954},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3900294899940491},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.364560604095459},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25292983651161194},{"id":"https://openalex.org/C102519508","wikidata":"https://www.wikidata.org/wiki/Q6520159","display_name":"Fourier transform","level":2,"score":0.1422595977783203},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.11907616257667542},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C166386157","wikidata":"https://www.wikidata.org/wiki/Q1477735","display_name":"Short-time Fourier transform","level":4,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C203024314","wikidata":"https://www.wikidata.org/wiki/Q1365258","display_name":"Fourier analysis","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690181203","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690181203","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1900969659","https://openalex.org/W2036339677","https://openalex.org/W2061171222","https://openalex.org/W2095296829","https://openalex.org/W2125608394","https://openalex.org/W2153691819","https://openalex.org/W6678335433"],"related_works":["https://openalex.org/W2031343199","https://openalex.org/W2977460836","https://openalex.org/W2356814585","https://openalex.org/W2144412928","https://openalex.org/W2113951268","https://openalex.org/W4362564158","https://openalex.org/W1984254719","https://openalex.org/W2185259940","https://openalex.org/W2012363129","https://openalex.org/W2144032791"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"paper":[2],"considers":[3],"the":[4,22,34,40,55,58,63,80,111,118,121,129,138,153,158,171,175,178,186,194,199,202,209,243],"fast\u2010Fourier":[5],"transform":[6],"(FFT)":[7],"which":[8,228],"processes":[9],"a":[10,19,72,93,125,147,225,230],"large":[11],"amount":[12],"of":[13,100,114,141,170,174,211,233,236],"data,":[14],"such":[15],"as":[16,51,92,224],"image.":[17],"As":[18,166],"structure":[20,74,97,113,173,192],"for":[21,85,201],"one\u2010dimensional":[23,218],"FFT":[24,37,67,88,219],"processor,":[25],"aiming":[26],"at":[27],"eliminating":[28],"some":[29],"restrictions":[30],"in":[31,155],"VLSI":[32,156,203],"design,":[33],"constant\u2010geometry":[35,56],"type":[36],"algorithm":[38],"and":[39,75,95,117,120,193,242],"bit\u2010serial":[41],"pipeline":[42,139],"floating\u2010point":[43],"arithmetic":[44,143],"are":[45,50,133],"discussed.":[46],"The":[47,82,105,217],"major":[48],"results":[49],"follows.":[52],"(1)":[53],"Using":[54],"algorithm,":[57],"memory":[59,83,176,244],"elements":[60,160],"to":[61,66],"perform":[62],"rearrangement":[64],"characteristic":[65],"can":[68,89,161,205,221],"be":[69,90,162,206,222],"realized":[70,145,223],"by":[71],"uniform":[73,76],"control":[77],"scheme":[78],"throughout":[79],"stages.":[81],"element":[84,241],"N":[86,101],"\u2010point":[87],"constructed":[91],"simple":[94],"regular":[96,172],"using":[98,157,185],"2":[99],"/2\u2010stage":[102],"shift\u2010registers.":[103],"(2)":[104],"multiplication":[106],"cell":[107],"with":[108],"code":[109],"extender,":[110],"serial":[112],"normalization":[115],"circuit":[116],"shifter,":[119],"parallel":[122],"operation":[123,140,181],"covering":[124],"longer":[126],"length":[127,132],"than":[128],"input":[130],"word":[131],"employed.":[134],"By":[135,150,196],"those":[136],"schemes,":[137],"floatingpoint":[142],"is":[144,182,214,229],"without":[146],"guard":[148],"bit.":[149],"this":[151,197],"scheme,":[152,198],"restriction":[154,200],"butterfly":[159,240],"reduced":[163,207],"drastically.":[164],"(3)":[165],"an":[167],"additional":[168],"effect":[169],"element,":[177],"automatic":[179],"defecttolerant":[180],"made":[183],"possible,":[184],"effective":[187],"k":[188],"\u2010out\u2010of\u2010":[189],"n":[190],"redundant":[191],"self\u2010testing.":[195],"chip\u2010area":[204],"when":[208],"number":[210],"sampling":[212],"points":[213],"increased.":[215],"(4)":[216],"processor":[220],"modular":[226],"structure,":[227],"cascade":[231],"connection":[232],"two":[234],"kinds":[235],"VLSI,":[237],"i.":[238],"e.,":[239],"elements.":[245]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}