{"id":"https://openalex.org/W1977401639","doi":"https://doi.org/10.1002/scj.4690180805","title":"Realization of computers using programmable logic units","display_name":"Realization of computers using programmable logic units","publication_year":1987,"publication_date":"1987-01-01","ids":{"openalex":"https://openalex.org/W1977401639","doi":"https://doi.org/10.1002/scj.4690180805","mag":"1977401639"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690180805","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690180805","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072920054","display_name":"Hidekazu Yamada","orcid":"https://orcid.org/0000-0003-4507-505X"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hidekazu Yamada","raw_affiliation_strings":["Faculty of Engineering, Tohoku University, Sendai, Japan 980"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tohoku University, Sendai, Japan 980","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012610908","display_name":"Tadao Nakamura","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadao Nakamura","raw_affiliation_strings":["Faculty of Engineering, Tohoku University, Sendai, Japan 980"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tohoku University, Sendai, Japan 980","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074401086","display_name":"Yoshiharu Shigei","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiharu Shigei","raw_affiliation_strings":["Faculty of Engineering, Tohoku University, Sendai, Japan 980"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tohoku University, Sendai, Japan 980","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033694632","display_name":"Takahiko Murayama","orcid":"https://orcid.org/0000-0003-0764-8646"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiko Murayama","raw_affiliation_strings":["Faculty of Engineering, Tohoku University, Sendai, Japan 980"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Tohoku University, Sendai, Japan 980","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110034390","display_name":"Yoshio Yoshioka","orcid":null},"institutions":[{"id":"https://openalex.org/I173009982","display_name":"Iwate University","ror":"https://ror.org/04cd75h10","country_code":"JP","type":"education","lineage":["https://openalex.org/I173009982"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshio Yoshioka","raw_affiliation_strings":["Faculty of Engineering, Iwate University, Morioka, Japan 020","Faculty of Engineering Iwate University, Morioka, Japan 020"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Iwate University, Morioka, Japan 020","institution_ids":["https://openalex.org/I173009982"]},{"raw_affiliation_string":"Faculty of Engineering Iwate University, Morioka, Japan 020","institution_ids":["https://openalex.org/I173009982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5072920054"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12476723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"8","first_page":"47","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8397878408432007},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5317671895027161},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.5149236917495728},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4773388206958771},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.41483819484710693},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.41089385747909546},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.41071173548698425},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39378178119659424},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30350983142852783},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17885810136795044}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8397878408432007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5317671895027161},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.5149236917495728},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4773388206958771},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.41483819484710693},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.41089385747909546},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.41071173548698425},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39378178119659424},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30350983142852783},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17885810136795044},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690180805","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690180805","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1991325443","https://openalex.org/W2004577183","https://openalex.org/W2087028564","https://openalex.org/W2172307690","https://openalex.org/W3092036338","https://openalex.org/W6651629377"],"related_works":["https://openalex.org/W2556282987","https://openalex.org/W1533508804","https://openalex.org/W2050923821","https://openalex.org/W1970370079","https://openalex.org/W2333680585","https://openalex.org/W2098637578","https://openalex.org/W1999746819","https://openalex.org/W1996625680","https://openalex.org/W4378651692","https://openalex.org/W4236954329"],"abstract_inverted_index":{"Abstract":[0],"A":[1,168],"key":[2],"to":[3,10,195],"speeding":[4],"up":[5],"the":[6,12,31,38,47,58,64,67,74,78,81,93,97,101,104,107,119,128,134,138,143,147,150,155,159,173,181,184,188,191,197,202,208,211],"processing":[7,19,24,68,88,160,174,198],"is":[8,61,69,115,122,140,162,170,178,215],"how":[9],"realize":[11],"programmable":[13,48],"hardware":[14,29],"using":[15,80,136,164,183,205,213],"both":[16],"a":[17,22,44,165],"pipelined":[18],"scheme":[20,25],"and":[21,37,66,106,149,158,176],"multiprocessor":[23],"for":[26,46],"such":[27,54],"special":[28],"as":[30],"fast":[32],"Fourier":[33],"transform":[34],"(FFT)":[35],"unit":[36,50],"digital":[39],"filter.":[40],"This":[41],"paper":[42],"proposes":[43],"structure":[45],"logic":[49],"(PLU)":[51],"based":[52],"on":[53,63,172],"an":[55],"idea,":[56],"where":[57],"computing":[59],"program":[60,131,139,166],"mapped":[62],"hardware,":[65],"performed":[70],"by":[71,124,146,154,193],"write/read":[72],"of":[73,86,99,103,130,142,190,210],"operand":[75],"data.":[76],"For":[77],"computer":[79,135,182,203,212],"proposed":[82,120],"PLU,":[83,137],"three":[84],"kinds":[85],"conceivable":[87,117],"algorithms":[89],"are":[90],"presented.":[91],"On":[92],"other":[94],"hand,":[95],"considering":[96],"number":[98],"pins,":[100],"regularity":[102],"circuits,":[105],"recent":[108],"progress":[109],"in":[110,133],"three\u2010dimensional":[111],"VLSI":[112],"technology,":[113],"it":[114,177],"highly":[116],"that":[118,180],"PLU":[121,148,185,194,214],"realized":[123],"VLSI.":[125],"Thus,":[126,207],"from":[127],"viewpoint":[129],"execution":[132],"constructed":[141],"instructions":[144,152],"computed":[145],"control":[151],"executed":[153],"main":[156],"CPU,":[157],"mechanism":[161],"described":[163],"example.":[167],"discussion":[169],"made":[171],"time,":[175,199],"shown":[179],"can":[186],"utilize":[187],"parallelism":[189],"computation":[192],"reduce":[196],"compared":[200],"with":[201],"not":[204],"PLU.":[206],"effectiveness":[209],"demonstrated.":[216]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}