{"id":"https://openalex.org/W2153845843","doi":"https://doi.org/10.1002/scj.4690160506","title":"Interrupt handling in the loosely synchronized TMR system","display_name":"Interrupt handling in the loosely synchronized TMR system","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W2153845843","doi":"https://doi.org/10.1002/scj.4690160506","mag":"2153845843"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690160506","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690160506","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109357349","display_name":"Tomohiro Yoneda","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomohiro Yoneda","raw_affiliation_strings":["Member Faculty of Engineering, Tokyo Institute of Technology, Tokyo, Japan 152"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Member Faculty of Engineering, Tokyo Institute of Technology, Tokyo, Japan 152","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111506393","display_name":"Takashi Suzuoka","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Suzuoka","raw_affiliation_strings":["Member Faculty of Engineering, Tokyo Institute of Technology, Tokyo, Japan 152"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Member Faculty of Engineering, Tokyo Institute of Technology, Tokyo, Japan 152","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064893571","display_name":"Y. Tohma","orcid":"https://orcid.org/0000-0002-2040-6708"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshihiro Tohma","raw_affiliation_strings":["Member Faculty of Engineering, Tokyo Institute of Technology, Tokyo, Japan 152"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Member Faculty of Engineering, Tokyo Institute of Technology, Tokyo, Japan 152","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.27798507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"5","first_page":"50","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9674000144004822,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9642000198364258,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.9769331216812134},{"id":"https://openalex.org/keywords/interrupt-handler","display_name":"Interrupt handler","score":0.8999978303909302},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7651194334030151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5635513067245483},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5450400114059448},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4658423662185669},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4640141725540161},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4580478072166443},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4381861984729767},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4026593267917633},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33837491273880005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1223645806312561},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1137641966342926}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.9769331216812134},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.8999978303909302},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7651194334030151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5635513067245483},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5450400114059448},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4658423662185669},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4640141725540161},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4580478072166443},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4381861984729767},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4026593267917633},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33837491273880005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1223645806312561},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1137641966342926},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690160506","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690160506","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.75,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2016944512","https://openalex.org/W2019342577","https://openalex.org/W2066501089"],"related_works":["https://openalex.org/W2391783641","https://openalex.org/W3022243336","https://openalex.org/W4243198198","https://openalex.org/W2109690896","https://openalex.org/W4231875098","https://openalex.org/W2505033426","https://openalex.org/W2193907850","https://openalex.org/W2230841028","https://openalex.org/W1210742939","https://openalex.org/W4229756625"],"abstract_inverted_index":{"Abstract":[0],"This":[1,162],"paper":[2],"discusses":[3],"problems":[4,36,42],"in":[5,11,59,180,186],"the":[6,12,35,48,60,63,66,70,90,96,100,116,119,135,138,143,146,149,153,156,159,166,184,187],"implementation":[7],"of":[8,32,69,140,158],"interrupt":[9,49,117,167,188],"handling":[10,189],"loosely":[13],"synchronized":[14],"Triple":[15],"Modular":[16],"Redundancy":[17],"(TMR)":[18],"system":[19,177],"where":[20],"synchronization,":[21,94],"majority\u2010decision":[22],"and":[23,95,152,174,183],"fault":[24],"diagnosis":[25],"are":[26,43],"performed":[27],"by":[28,169],"software.":[29],"The":[30,40,76,176],"method":[31],"solution":[33],"for":[34],"also":[37,164],"is":[38,178],"discussed.":[39],"major":[41],"as":[44],"follows:":[45],"(1)":[46],"For":[47],"coming":[50],"into":[51],"three":[52],"processors":[53,71],"with":[54,118],"a":[55,110,130],"certain":[56],"time":[57],"difference":[58],"task":[61],"progress,":[62],"consistency":[64],"among":[65,81],"global":[67,144],"areas":[68],"must":[72,78,114],"be":[73,79],"maintained;":[74],"(2)":[75],"synchronization":[77],"maintained":[80],"processors,":[82,97],"which":[83,98,133],"do":[84],"not":[85],"recognize":[86],"interrupts":[87,104],"due":[88],"to":[89,142],"interrupt\u2010inhibit":[91,150],"period":[92],"containing":[93],"recognized":[99],"interrupts;":[101],"(3)":[102],"When":[103],"at":[105,109],"different":[106],"levels":[107],"arrive":[108],"processor,":[111],"each":[112],"processor":[113],"identify":[115],"highest":[120],"priority":[121],"consistently.":[122],"To":[123],"solve":[124],"these":[125],"problems,":[126],"we":[127],"have":[128],"developed":[129],"multitask":[131],"scheduler,":[132],"provides":[134],"variable":[136,154],"representing":[137],"number":[139],"access":[141],"area,":[145,151],"flag":[147],"indicating":[148],"keeping":[155],"record":[157],"accepted":[160],"levels.":[161],"scheduler":[163],"controls":[165],"process":[168],"mutually":[170],"referring":[171],"those":[172],"variables":[173],"flags.":[175],"implemented":[179],"SAFE":[181],"system,":[182],"overhead":[185],"was":[190],"measured.":[191]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}