{"id":"https://openalex.org/W2051926244","doi":"https://doi.org/10.1002/scj.4690160505","title":"A VLSI\u2010oriented interconnection network having self\u2010similarity","display_name":"A VLSI\u2010oriented interconnection network having self\u2010similarity","publication_year":1985,"publication_date":"1985-01-01","ids":{"openalex":"https://openalex.org/W2051926244","doi":"https://doi.org/10.1002/scj.4690160505","mag":"2051926244"},"language":"en","primary_location":{"id":"doi:10.1002/scj.4690160505","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690160505","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103617309","display_name":"Shoji Tatsumi","orcid":null},"institutions":[{"id":"https://openalex.org/I136259955","display_name":"Toyohashi University of Technology","ror":"https://ror.org/04ezg6d83","country_code":"JP","type":"education","lineage":["https://openalex.org/I136259955"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shoji Tatsumi","raw_affiliation_strings":["Members Faculty of Engineering, Toyohashi University of Technology, Toyohashi, Japan 440"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Members Faculty of Engineering, Toyohashi University of Technology, Toyohashi, Japan 440","institution_ids":["https://openalex.org/I136259955"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113892831","display_name":"Toshikazu Sakai","orcid":null},"institutions":[{"id":"https://openalex.org/I136259955","display_name":"Toyohashi University of Technology","ror":"https://ror.org/04ezg6d83","country_code":"JP","type":"education","lineage":["https://openalex.org/I136259955"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshikazu Sakai","raw_affiliation_strings":["Members Faculty of Engineering, Toyohashi University of Technology, Toyohashi, Japan 440"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Members Faculty of Engineering, Toyohashi University of Technology, Toyohashi, Japan 440","institution_ids":["https://openalex.org/I136259955"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I136259955"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21867769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":"5","first_page":"41","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8806936740875244},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7712714672088623},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.759946346282959},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6855626702308655},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6305654048919678},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6011514067649841},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2527671456336975},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14596939086914062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07644501328468323}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8806936740875244},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7712714672088623},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.759946346282959},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6855626702308655},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6305654048919678},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6011514067649841},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2527671456336975},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14596939086914062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07644501328468323},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/scj.4690160505","is_oa":false,"landing_page_url":"https://doi.org/10.1002/scj.4690160505","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1862170748","https://openalex.org/W2150714001","https://openalex.org/W2164309468","https://openalex.org/W2296592722","https://openalex.org/W2964631455","https://openalex.org/W3141294480"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W1980880150","https://openalex.org/W2520291760","https://openalex.org/W2374241634","https://openalex.org/W2391376741","https://openalex.org/W1976459683","https://openalex.org/W325986762","https://openalex.org/W2008827750"],"abstract_inverted_index":{"Abstract":[0],"This":[1],"paper":[2,83],"proposes":[3],"a":[4,16,75,91,102],"construction":[5,108],"method":[6,106],"for":[7,28,193],"the":[8,29,35,39,50,53,59,64,70,86,96,112,127,131,135,147,152,163,166,170,175,181,189,194,204,207],"large\u2010scale":[9,30],"multiprocessor":[10,31,97],"system,":[11],"which":[12,62,185],"is":[13,34,47,58,63,90,99,109,119,130,142,186],"composed":[14,37,66,133],"of":[15,19,38,52,67,107,114,126,134,206],"large":[17],"number":[18],"processors":[20,43,179],"and":[21,44,138,165,180,196],"memories.":[22],"There":[23],"can":[24],"be":[25],"two":[26],"configurations":[27],"systems.":[32],"One":[33],"configuration":[36],"switching":[40],"network":[41,61,79,129],"among":[42,121],"memories,":[45],"as":[46,74,162,188],"seen":[48],"in":[49,81],"case":[51],"omega":[54],"network.":[55,210],"The":[56,77,105,123,140,201],"other":[57,156],"processor":[60,71],"graph":[65],"processors,":[68,174,198],"with":[69,155],"being":[72],"regarded":[73],"node.":[76],"interconnection":[78,93,128,159,168,209],"proposed":[80,153,208],"this":[82],"belongs":[84],"to":[85],"latter":[87],"category.":[88],"It":[89],"VLSI\u2010oriented":[92,158],"network,":[94],"where":[95,117],"system":[98,141,154],"implemented":[100],"on":[101],"silicon":[103],"wafer.":[104],"developed":[110],"from":[111],"viewpoint":[113],"factual":[115],"geometry,":[116],"self\u2010similarity":[118],"considered":[120,187],"figures.":[122],"basic":[124,148],"unit":[125],"structure":[132],"processor,":[136],"memory":[137],"bus.":[139],"constructed":[143],"by":[144],"recursively":[145],"using":[146],"units.":[149],"To":[150],"compare":[151],"typical":[157],"networks,":[160,169],"such":[161],"tree":[164],"snowflake":[167],"maximum":[171,182,190],"distance":[172,177],"between":[173,178],"mean":[176],"message":[183],"density,":[184],"communication":[191],"load":[192],"routing":[195],"node":[197],"are":[199],"calculated.":[200],"result":[202],"verifies":[203],"effectiveness":[205]},"counts_by_year":[],"updated_date":"2026-06-23T06:36:01.041984","created_date":"2025-10-10T00:00:00"}