{"id":"https://openalex.org/W2022461221","doi":"https://doi.org/10.1002/ett.4460010316","title":"Latch\u2010up in CMOS circuits: A review","display_name":"Latch\u2010up in CMOS circuits: A review","publication_year":1990,"publication_date":"1990-05-01","ids":{"openalex":"https://openalex.org/W2022461221","doi":"https://doi.org/10.1002/ett.4460010316","mag":"2022461221"},"language":"en","primary_location":{"id":"doi:10.1002/ett.4460010316","is_oa":false,"landing_page_url":"https://doi.org/10.1002/ett.4460010316","pdf_url":null,"source":{"id":"https://openalex.org/S4393917101","display_name":"European Transactions on Telecommunications","issn_l":"1124-318X","issn":["1124-318X","1541-8251"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"European Transactions on Telecommunications","raw_type":"journal-article"},"type":"review","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1162854","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041741378","display_name":"E. Sangiorgi","orcid":"https://orcid.org/0000-0001-7137-5852"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Enrico Sangiorgi","raw_affiliation_strings":["Dipartimento di Fisica, Universita\u0301 di Udine - 33100 Udine - Italy Claudio Fiegna, Roberto Menozzi, Luca Selrni, Bruno Ricco DEIS, Universita\u0301 di Bologna Viale Risorgimento, 2 - 40136 Bologna - Italy","Dipartimento di Fisica, Universit\u00e1 di Udine - 33100 Udine - Italy Claudio Fiegna, Roberto Menozzi, Luca Selrni, Bruno Ricco DEIS, Universit\u00e1 di Bologna Viale Risorgimento, 2 - 40136 Bologna - Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Fisica, Universita\u0301 di Udine - 33100 Udine - Italy Claudio Fiegna, Roberto Menozzi, Luca Selrni, Bruno Ricco DEIS, Universita\u0301 di Bologna Viale Risorgimento, 2 - 40136 Bologna - Italy","institution_ids":["https://openalex.org/I129043915","https://openalex.org/I9360294"]},{"raw_affiliation_string":"Dipartimento di Fisica, Universit\u00e1 di Udine - 33100 Udine - Italy Claudio Fiegna, Roberto Menozzi, Luca Selrni, Bruno Ricco DEIS, Universit\u00e1 di Bologna Viale Risorgimento, 2 - 40136 Bologna - Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5041741378"],"corresponding_institution_ids":["https://openalex.org/I129043915","https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.12831494,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"3","first_page":"337","last_page":"349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8072418570518494},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.7769725322723389},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6568289995193481},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5267255306243896},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.48705390095710754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47311875224113464},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4646441638469696},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4542073607444763},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4407029151916504},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3089333176612854},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09028807282447815}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8072418570518494},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.7769725322723389},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6568289995193481},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5267255306243896},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.48705390095710754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47311875224113464},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4646441638469696},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4542073607444763},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4407029151916504},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3089333176612854},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09028807282447815},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1002/ett.4460010316","is_oa":false,"landing_page_url":"https://doi.org/10.1002/ett.4460010316","pdf_url":null,"source":{"id":"https://openalex.org/S4393917101","display_name":"European Transactions on Telecommunications","issn_l":"1124-318X","issn":["1124-318X","1541-8251"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"European Transactions on Telecommunications","raw_type":"journal-article"},{"id":"pmh:oai:air.uniud.it:11390/687897","is_oa":false,"landing_page_url":"http://hdl.handle.net/11390/687897","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:iris.unimore.it:11380/1162854","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1162854","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1162854","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1162854","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":75,"referenced_works":["https://openalex.org/W1633671434","https://openalex.org/W1641947315","https://openalex.org/W1966492898","https://openalex.org/W1970860692","https://openalex.org/W1971518572","https://openalex.org/W1971960619","https://openalex.org/W1973257824","https://openalex.org/W1974650064","https://openalex.org/W1976523526","https://openalex.org/W1976845626","https://openalex.org/W1980434981","https://openalex.org/W1985473542","https://openalex.org/W1986738882","https://openalex.org/W1986856918","https://openalex.org/W1991843832","https://openalex.org/W1993708985","https://openalex.org/W1996019991","https://openalex.org/W1998190203","https://openalex.org/W1999113506","https://openalex.org/W2005877845","https://openalex.org/W2006928005","https://openalex.org/W2008565284","https://openalex.org/W2009634812","https://openalex.org/W2015376635","https://openalex.org/W2015407730","https://openalex.org/W2017201165","https://openalex.org/W2019138110","https://openalex.org/W2029479240","https://openalex.org/W2029924360","https://openalex.org/W2031054136","https://openalex.org/W2035178575","https://openalex.org/W2038241412","https://openalex.org/W2038583356","https://openalex.org/W2044482112","https://openalex.org/W2045922283","https://openalex.org/W2054954993","https://openalex.org/W2058455201","https://openalex.org/W2060892506","https://openalex.org/W2064801935","https://openalex.org/W2068977711","https://openalex.org/W2075385348","https://openalex.org/W2075979955","https://openalex.org/W2078898704","https://openalex.org/W2081043894","https://openalex.org/W2087333201","https://openalex.org/W2088996315","https://openalex.org/W2090391696","https://openalex.org/W2090540936","https://openalex.org/W2091933506","https://openalex.org/W2093295164","https://openalex.org/W2093857807","https://openalex.org/W2102760935","https://openalex.org/W2102976377","https://openalex.org/W2103493752","https://openalex.org/W2104335211","https://openalex.org/W2108297137","https://openalex.org/W2109627335","https://openalex.org/W2109826851","https://openalex.org/W2110421283","https://openalex.org/W2114267034","https://openalex.org/W2114356094","https://openalex.org/W2115685861","https://openalex.org/W2124714095","https://openalex.org/W2125447140","https://openalex.org/W2125511902","https://openalex.org/W2132990357","https://openalex.org/W2135961354","https://openalex.org/W2146541140","https://openalex.org/W2151168999","https://openalex.org/W2152381698","https://openalex.org/W2160377887","https://openalex.org/W2161209235","https://openalex.org/W2168005668","https://openalex.org/W2171354482","https://openalex.org/W2479957002"],"related_works":["https://openalex.org/W1981400123","https://openalex.org/W3016525403","https://openalex.org/W1971021667","https://openalex.org/W1520169471","https://openalex.org/W3206835165","https://openalex.org/W2527728814","https://openalex.org/W1986765550","https://openalex.org/W2380711420","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"Abstract":[0],"In":[1],"CMOS":[2],"technologies,":[3],"rapidly":[4],"becoming":[5],"the":[6,13,21,30,45],"most":[7,22],"important":[8],"ones":[9],"for":[10,25],"VLSI":[11],"microelectronics,":[12],"inherent":[14],"phenomenon":[15],"of":[16,20,42,52],"latch\u2010up,":[17],"represents":[18],"one":[19],"serious":[23],"limitations":[24],"further":[26],"dimension":[27],"scaling":[28],"in":[29,44],"deep":[31,50],"sub\u2010micron":[32],"range.":[33],"For":[34],"this":[35],"reason":[36],"latch\u2010up":[37],"has":[38,56],"attracted":[39],"a":[40,49,60],"lot":[41],"attention":[43],"last":[46],"decade":[47],"and":[48],"understanding":[51],"its":[53],"essential":[54],"features":[55],"been":[57],"achieved,":[58],"although":[59],"few":[61],"specific":[62],"problems":[63],"are":[64],"still":[65],"to":[66],"be":[67],"satisfactorily":[68],"solved.":[69]},"counts_by_year":[],"updated_date":"2026-05-09T13:55:54.758798","created_date":"2025-10-10T00:00:00"}