{"id":"https://openalex.org/W2063639029","doi":"https://doi.org/10.1002/ett.4460010207","title":"A migrating data driven architecture for signal processing","display_name":"A migrating data driven architecture for signal processing","publication_year":1990,"publication_date":"1990-03-01","ids":{"openalex":"https://openalex.org/W2063639029","doi":"https://doi.org/10.1002/ett.4460010207","mag":"2063639029"},"language":"en","primary_location":{"id":"doi:10.1002/ett.4460010207","is_oa":false,"landing_page_url":"https://doi.org/10.1002/ett.4460010207","pdf_url":null,"source":{"id":"https://openalex.org/S4393917101","display_name":"European Transactions on Telecommunications","issn_l":"1124-318X","issn":["1124-318X","1541-8251"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"European Transactions on Telecommunications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057608801","display_name":"S. Brofferio","orcid":null},"institutions":[{"id":"https://openalex.org/I5561750","display_name":"University of Bari Aldo Moro","ror":"https://ror.org/027ynra39","country_code":"IT","type":"education","lineage":["https://openalex.org/I5561750"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Sergio Brofferio","raw_affiliation_strings":["Dipartimento di Elettrotecnica ed Elettronica Facolta\u0301 di Ingegneria - Universita\u0301 degli Studi di Bari Via Re David, 200 - 70125 Bari - Italy","Dipartimento di Elettrotecnica ed Elettronica, Facolt\u00e0 di Ingegneria, Universit\u00e0 degli Studi di Bari, Via Re David, 200, 70125, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica Facolta\u0301 di Ingegneria - Universita\u0301 degli Studi di Bari Via Re David, 200 - 70125 Bari - Italy","institution_ids":["https://openalex.org/I5561750"]},{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Facolt\u00e0 di Ingegneria, Universit\u00e0 degli Studi di Bari, Via Re David, 200, 70125, Bari, Italy","institution_ids":["https://openalex.org/I5561750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112701792","display_name":"Giuseppe Mastronardi","orcid":null},"institutions":[{"id":"https://openalex.org/I5561750","display_name":"University of Bari Aldo Moro","ror":"https://ror.org/027ynra39","country_code":"IT","type":"education","lineage":["https://openalex.org/I5561750"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Mastronardi","raw_affiliation_strings":["Dipartimento di Elettrotecnica ed Elettronica Facolta\u0301 di Ingegneria - Universita\u0301 degli Studi di Bari Via Re David, 200 - 70125 Bari - Italy","Dipartimento di Elettrotecnica ed Elettronica, Facolt\u00e0 di Ingegneria, Universit\u00e0 degli Studi di Bari, Via Re David, 200, 70125, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica Facolta\u0301 di Ingegneria - Universita\u0301 degli Studi di Bari Via Re David, 200 - 70125 Bari - Italy","institution_ids":["https://openalex.org/I5561750"]},{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Facolt\u00e0 di Ingegneria, Universit\u00e0 degli Studi di Bari, Via Re David, 200, 70125, Bari, Italy","institution_ids":["https://openalex.org/I5561750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057608801"],"corresponding_institution_ids":["https://openalex.org/I5561750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20692532,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":"2","first_page":"119","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8157005906105042},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8150084018707275},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5868042707443237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5394978523254395},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4986720085144043},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4872397482395172},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.478822261095047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.445770800113678},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41609904170036316},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.4112852215766907},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.40269142389297485},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2242153286933899},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21574905514717102}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8157005906105042},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8150084018707275},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5868042707443237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5394978523254395},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4986720085144043},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4872397482395172},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.478822261095047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.445770800113678},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41609904170036316},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.4112852215766907},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.40269142389297485},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2242153286933899},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21574905514717102},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/ett.4460010207","is_oa":false,"landing_page_url":"https://doi.org/10.1002/ett.4460010207","pdf_url":null,"source":{"id":"https://openalex.org/S4393917101","display_name":"European Transactions on Telecommunications","issn_l":"1124-318X","issn":["1124-318X","1541-8251"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"European Transactions on Telecommunications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","score":0.75,"id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W239283595","https://openalex.org/W1699845778","https://openalex.org/W2018885404","https://openalex.org/W2150912583","https://openalex.org/W2167600712"],"related_works":["https://openalex.org/W126645119","https://openalex.org/W59945861","https://openalex.org/W584384453","https://openalex.org/W1606353550","https://openalex.org/W208330780","https://openalex.org/W2119685308","https://openalex.org/W78887182","https://openalex.org/W1551967076","https://openalex.org/W2151163382","https://openalex.org/W4256382613"],"abstract_inverted_index":{"Abstract":[0],"The":[1,86],"paper":[2],"presents":[3],"a":[4,25,54],"migrating":[5],"operations":[6,19],"data\u2010driven":[7],"multiprocessor":[8],"architecture":[9,87],"suited":[10,112],"for":[11,113],"digital":[12],"signal":[13],"processing.":[14],"Three":[15],"types":[16],"of":[17,30,35,46,56,67,79,88,103],"basic":[18,98],"are":[20,116],"first":[21],"defined;":[22],"this":[23],"allows":[24],"simplified":[26],"and":[27,41,100],"efficient":[28],"representation":[29],"algorithm":[31,48],"execution":[32],"in":[33,77,96],"terms":[34],"Petri":[36],"Nets.":[37],"Data\u2010flow":[38],"primitives,":[39],"packets":[40,64],"operators,":[42],"allow":[43,65],"the":[44,47,57,74,84,89],"implementation":[45],"into":[49],"an":[50,101],"architecture,":[51],"which":[52],"is":[53,93,108],"generalization":[55],"well":[58],"known":[59],"data":[60,90],"driven":[61,91],"architecture.":[62],"Operand":[63],"migration":[66,105],"operation":[68,104],"computing":[69],"from":[70],"one":[71],"processor":[72,92],"to":[73],"neighbouring":[75],"ones":[76],"case":[78],"nonuniform":[80],"computation":[81],"load":[82],"within":[83],"system.":[85],"then":[94],"examined":[95],"its":[97],"blocks":[99],"example":[102],"control":[106],"strategy":[107],"shown.":[109],"Different":[110],"architectures":[111],"specific":[114],"trade\u2010off":[115],"proposed.":[117]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}