{"id":"https://openalex.org/W4414068072","doi":"https://doi.org/10.1002/cta.70126","title":"Towards a Memristor\u2010Based Circuit Implementation of the Hindmarsh\u2013Rose Model","display_name":"Towards a Memristor\u2010Based Circuit Implementation of the Hindmarsh\u2013Rose Model","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4414068072","doi":"https://doi.org/10.1002/cta.70126"},"language":"en","primary_location":{"id":"doi:10.1002/cta.70126","is_oa":true,"landing_page_url":"https://doi.org/10.1002/cta.70126","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/cta.70126","source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/cta.70126","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081285970","display_name":"Sebastian Jenderny","orcid":"https://orcid.org/0000-0001-9700-9295"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Jenderny","raw_affiliation_strings":["Chair of Digital Communication Systems Ruhr University Bochum  Bochum Germany","Chair of Digital Communication Systems, Ruhr University Bochum, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Digital Communication Systems Ruhr University Bochum  Bochum Germany","institution_ids":["https://openalex.org/I904495901"]},{"raw_affiliation_string":"Chair of Digital Communication Systems, Ruhr University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011211727","display_name":"Daniel Reiser","orcid":"https://orcid.org/0000-0003-0212-259X"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Daniel Reiser","raw_affiliation_strings":["Chair of Integrated Systems University of Rostock  Rostock Germany","Chair of Integrated Systems, University of Rostock, Rostock, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Systems University of Rostock  Rostock Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"Chair of Integrated Systems, University of Rostock, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058238606","display_name":"Karlheinz Ochs","orcid":"https://orcid.org/0000-0002-1484-6125"},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karlheinz Ochs","raw_affiliation_strings":["Chair of Digital Communication Systems Ruhr University Bochum  Bochum Germany","Chair of Digital Communication Systems, Ruhr University Bochum, Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Digital Communication Systems Ruhr University Bochum  Bochum Germany","institution_ids":["https://openalex.org/I904495901"]},{"raw_affiliation_string":"Chair of Digital Communication Systems, Ruhr University Bochum, Bochum, Germany","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014794132","display_name":"Marc Reichenbach","orcid":"https://orcid.org/0000-0002-9687-6247"},"institutions":[{"id":"https://openalex.org/I4665924","display_name":"University of Rostock","ror":"https://ror.org/03zdwsf69","country_code":"DE","type":"education","lineage":["https://openalex.org/I4665924"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Reichenbach","raw_affiliation_strings":["Chair of Integrated Systems University of Rostock  Rostock Germany","Chair of Integrated Systems, University of Rostock, Rostock, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Integrated Systems University of Rostock  Rostock Germany","institution_ids":["https://openalex.org/I4665924"]},{"raw_affiliation_string":"Chair of Integrated Systems, University of Rostock, Rostock, Germany","institution_ids":["https://openalex.org/I4665924"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5011211727"],"corresponding_institution_ids":["https://openalex.org/I4665924"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":{"value":3660,"currency":"USD","value_usd":3660},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23169466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"53","issue":"11","first_page":"6712","last_page":"6720"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11513","display_name":"stochastic dynamics and bifurcation","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.935699999332428},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8083000183105469},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.66839998960495},{"id":"https://openalex.org/keywords/bursting","display_name":"Bursting","score":0.6103000044822693},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5471000075340271},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5289999842643738},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.4936000108718872},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.48249998688697815}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.935699999332428},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8083000183105469},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.66839998960495},{"id":"https://openalex.org/C195221683","wikidata":"https://www.wikidata.org/wiki/Q5000649","display_name":"Bursting","level":2,"score":0.6103000044822693},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5471000075340271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5351999998092651},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5289999842643738},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5060999989509583},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.4936000108718872},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.48249998688697815},{"id":"https://openalex.org/C121932024","wikidata":"https://www.wikidata.org/wiki/Q5159376","display_name":"Conductance","level":2,"score":0.42969998717308044},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.37299999594688416},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.37059998512268066},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.3637000024318695},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3082999885082245},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3050999939441681},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.28290000557899475},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26969999074935913},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/cta.70126","is_oa":true,"landing_page_url":"https://doi.org/10.1002/cta.70126","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/cta.70126","source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1002/cta.70126","is_oa":true,"landing_page_url":"https://doi.org/10.1002/cta.70126","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/cta.70126","source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G352791218","display_name":null,"funder_award_id":"(BMBF)","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"},{"id":"https://openalex.org/G5106512922","display_name":null,"funder_award_id":"Deutsche Forschungsgemeinschaft (DFG","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G5168466499","display_name":null,"funder_award_id":"Project","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"},{"id":"https://openalex.org/G6876449457","display_name":null,"funder_award_id":"SFB 1461","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G7225624288","display_name":null,"funder_award_id":"This work was","funder_id":"https://openalex.org/F4320321114","funder_display_name":"Bundesministerium f\u00fcr Bildung und Forschung"},{"id":"https://openalex.org/G762232396","display_name":null,"funder_award_id":"Project","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G7806779314","display_name":null,"funder_award_id":"434434223","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G8066424382","display_name":null,"funder_award_id":"SFB 146","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"},{"id":"https://openalex.org/G8928656450","display_name":null,"funder_award_id":"Projekt DEAL","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"},{"id":"https://openalex.org/F4320334322","display_name":"HORIZON EUROPE Framework Programme","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4414068072.pdf","grobid_xml":"https://content.openalex.org/works/W4414068072.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1581686222","https://openalex.org/W1965288361","https://openalex.org/W1972580129","https://openalex.org/W1983964264","https://openalex.org/W2116715134","https://openalex.org/W2163057446","https://openalex.org/W2345307768","https://openalex.org/W2594662984","https://openalex.org/W2608152424","https://openalex.org/W2783329168","https://openalex.org/W2909715023","https://openalex.org/W2924314170","https://openalex.org/W2950548534","https://openalex.org/W3018945530","https://openalex.org/W3039320313","https://openalex.org/W3162845423","https://openalex.org/W3194273646","https://openalex.org/W3194964417","https://openalex.org/W4226520527","https://openalex.org/W4237109183","https://openalex.org/W4253750980","https://openalex.org/W4296042297","https://openalex.org/W4323315938","https://openalex.org/W4385624997","https://openalex.org/W4385813743","https://openalex.org/W4388069372","https://openalex.org/W4389611080","https://openalex.org/W4395464606","https://openalex.org/W4399832754","https://openalex.org/W4403089803"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4391375266","https://openalex.org/W2314041892","https://openalex.org/W1820089824","https://openalex.org/W4252203162","https://openalex.org/W4255063205","https://openalex.org/W2960895741","https://openalex.org/W3000283345","https://openalex.org/W4394262505","https://openalex.org/W2323947743"],"abstract_inverted_index":{"ABSTRACT":[0],"The":[1,61,81],"transition":[2],"from":[3],"idealized":[4],"memristor":[5],"models":[6,75],"to":[7,33,55,65,90,129],"physical":[8],"implementations,":[9],"such":[10],"as":[11,113],"resistive":[12],"random":[13],"access":[14],"memory":[15],"(RRAM)":[16],"devices,":[17],"is":[18,63,104,162],"pivotal":[19],"for":[20,133,151],"advancing":[21],"neuromorphic":[22],"circuits":[23,157],"in":[24,58,78,92,99,158],"hardware.":[25],"However,":[26],"real\u2010world":[27,143],"RRAM":[28,59,107,134],"devices":[29],"face":[30],"challenges":[31],"due":[32],"inherent":[34],"variability":[35,47,57,91,111,139,161],"and":[36],"fabrication":[37],"tolerances,":[38],"which":[39,74],"hinder":[40],"their":[41],"adoption.":[42],"This":[43,102],"study":[44],"presents":[45],"the":[46,67,85,123,152],"intensity":[48],"model":[49,140],"(VIM),":[50],"a":[51,70,138,148,163],"statistical":[52],"framework":[53],"designed":[54],"assess":[56],"devices.":[60,135],"VIM":[62],"employed":[64],"evaluate":[66],"resilience":[68],"of":[69,154],"memristor\u2010based":[71,155],"Hindmarsh\u2013Rose":[72,156],"circuit,":[73],"neuronal":[76],"behavior":[77,125],"biological":[79],"systems.":[80],"results":[82],"indicate":[83],"that":[84],"circuit":[86],"exhibits":[87],"heightened":[88],"sensitivity":[89],"high\u2010conductance":[93],"states,":[94],"while":[95],"demonstrating":[96],"increased":[97],"tolerance":[98],"low\u2010conductance":[100],"states.":[101],"observation":[103],"consistent":[105],"with":[106],"characteristics,":[108],"where":[109,160],"conductance":[110,114],"decreases":[112],"increases.":[115],"Furthermore,":[116],"robust":[117],"spiking":[118],"dynamics":[119],"are":[120],"observed,":[121],"though":[122],"bursting":[124],"remains":[126],"sensitive,":[127],"leading":[128],"critical":[130],"parameter":[131],"constraints":[132],"By":[136],"employing":[137],"based":[141],"on":[142],"measurements,":[144],"this":[145],"work":[146],"establishes":[147],"crucial":[149],"foundation":[150],"implementation":[153],"hardware,":[159],"paramount":[164],"consideration.":[165]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}