{"id":"https://openalex.org/W2000906384","doi":"https://doi.org/10.1002/cta.4490200510","title":"Programmable analogue vlsi cnn chip with local digital logic","display_name":"Programmable analogue vlsi cnn chip with local digital logic","publication_year":1992,"publication_date":"1992-09-01","ids":{"openalex":"https://openalex.org/W2000906384","doi":"https://doi.org/10.1002/cta.4490200510","mag":"2000906384"},"language":"en","primary_location":{"id":"doi:10.1002/cta.4490200510","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.4490200510","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066316803","display_name":"K. Halonen","orcid":"https://orcid.org/0000-0002-4385-9689"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"K. Halonen","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Otakaari 5, SF-02150 Espoo, Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Otakaari 5, SF-02150 Espoo, Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082340063","display_name":"V. Porra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Porra","raw_affiliation_strings":["Electronic Circuit Design Laboratory, Helsinki University of Technology, Otakaari 5, SF-02150 Espoo, Finland"],"affiliations":[{"raw_affiliation_string":"Electronic Circuit Design Laboratory, Helsinki University of Technology, Otakaari 5, SF-02150 Espoo, Finland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109939448","display_name":"T. Roska","orcid":null},"institutions":[{"id":"https://openalex.org/I7597260","display_name":"Hungarian Academy of Sciences","ror":"https://ror.org/02ks8qq67","country_code":"HU","type":"funder","lineage":["https://openalex.org/I7597260"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"T. Roska","raw_affiliation_strings":["Computer and Automation Institute, Hungarian Academy of Sciences, H-1502 Budapest, Hungary"],"affiliations":[{"raw_affiliation_string":"Computer and Automation Institute, Hungarian Academy of Sciences, H-1502 Budapest, Hungary","institution_ids":["https://openalex.org/I7597260"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090657067","display_name":"Leon O. Chua","orcid":"https://orcid.org/0000-0002-1652-5464"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Chua","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, U.S.A","Department of Electrical Engineering and Computer Science , University of California , Berkeley, CA, 94720, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, U.S.A","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science , University of California , Berkeley, CA, 94720, U.S.A","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066316803"],"corresponding_institution_ids":[],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":2.8268,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.90319361,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"20","issue":"5","first_page":"573","last_page":"582"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6775419116020203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6300477981567383},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5134066343307495},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4921826422214508},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46859756112098694},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.42225217819213867},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3995697796344757},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.38233083486557007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22383499145507812},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22362980246543884},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1832980215549469},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0745442807674408}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6775419116020203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6300477981567383},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5134066343307495},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4921826422214508},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46859756112098694},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.42225217819213867},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3995697796344757},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.38233083486557007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22383499145507812},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22362980246543884},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1832980215549469},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0745442807674408}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/cta.4490200510","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.4490200510","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2095905219","https://openalex.org/W2108548330","https://openalex.org/W2115260232","https://openalex.org/W2160121923","https://openalex.org/W4254851567"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W2617868873","https://openalex.org/W817174743","https://openalex.org/W2050492524","https://openalex.org/W2098218272","https://openalex.org/W1948926777","https://openalex.org/W2109777433","https://openalex.org/W1489779630"],"abstract_inverted_index":{"Abstract":[0],"A":[1,90],"new":[2],"integrated":[3],"circuit":[4,95],"cellular":[5],"neural":[6],"network":[7],"implementation":[8],"with":[9,84],"digitally":[10],"or":[11,70],"continuously":[12],"selectable":[13],"template":[14,49],"coefficients":[15],"is":[16,96],"presented.":[17],"Local":[18],"logic":[19],"and":[20,32,60],"memory":[21],"are":[22,39],"added":[23],"into":[24],"each":[25],"cell,":[26],"providing":[27],"a":[28,85],"simple":[29],"dual":[30],"(analogue":[31],"digital)":[33,61],"computing":[34],"structure.":[35],"Variable":[36],"gain":[37],"OTAs":[38],"used":[40],"as":[41],"the":[42,48,52,65,68,99],"voltage\u2010controlled":[43],"current":[44],"sources":[45],"to":[46,62,67,81],"programme":[47],"element":[50],"values.":[51],"cells":[53],"have":[54],"local":[55],"switched":[56],"feedback":[57],"(both":[58],"analogue":[59,75,102],"feed":[63],"from":[64],"output":[66],"input":[69],"state":[71],"capacitor.":[72],"Therefore":[73],"this":[74],"array":[76],"processor":[77],"can":[78],"be":[79],"applied":[80],"solve":[82],"problems":[83],"sequence":[86],"of":[87],"different":[88],"templates.":[89],"4":[91,93],"\u00d7":[92],"CNN":[94],"realized":[97],"using":[98],"2":[100],"\u03bcm":[101],"CMOS":[103],"process.":[104]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}