{"id":"https://openalex.org/W2077282252","doi":"https://doi.org/10.1002/cta.4490200106","title":"Circuit macromodels and large\u2010signal behaviour of fet\u2010input operational amplifiers","display_name":"Circuit macromodels and large\u2010signal behaviour of fet\u2010input operational amplifiers","publication_year":1992,"publication_date":"1992-01-01","ids":{"openalex":"https://openalex.org/W2077282252","doi":"https://doi.org/10.1002/cta.4490200106","mag":"2077282252"},"language":"en","primary_location":{"id":"doi:10.1002/cta.4490200106","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.4490200106","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053211965","display_name":"D. Golzio","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Golzio","raw_affiliation_strings":["Aeriralia, Gruppo Sistemi Avionici, Caselle, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aeriralia, Gruppo Sistemi Avionici, Caselle, Torino, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109909029","display_name":"S. Graffi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Graffi","raw_affiliation_strings":["Universita\u0300 di Bologna, DEIS, Viale Risorgimento 2, I-40136 Bologna, Italy","Universit\u00e0 di Bologna, DEIS, Viale Risorgimento 2, I\u201040136 Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita\u0300 di Bologna, DEIS, Viale Risorgimento 2, I-40136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Universit\u00e0 di Bologna, DEIS, Viale Risorgimento 2, I\u201040136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104365376","display_name":"Zs. M. V.\u2010Kov\u00e1cs","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Zs. M. V.\u2010Kov\u00e1cs","raw_affiliation_strings":["Universita\u0300 di Bologna, DEIS, Viale Risorgimento 2, I-40136 Bologna, Italy","Universit\u00e0 di Bologna, DEIS, Viale Risorgimento 2, I\u201040136 Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita\u0300 di Bologna, DEIS, Viale Risorgimento 2, I-40136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Universit\u00e0 di Bologna, DEIS, Viale Risorgimento 2, I\u201040136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050612761","display_name":"G. Masetti","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Masetti","raw_affiliation_strings":["Universita\u0300 di Bologna, DEIS, Viale Risorgimento 2, I-40136 Bologna, Italy","Universit\u00e0 di Bologna, DEIS, Viale Risorgimento 2, I\u201040136 Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita\u0300 di Bologna, DEIS, Viale Risorgimento 2, I-40136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"Universit\u00e0 di Bologna, DEIS, Viale Risorgimento 2, I\u201040136 Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":0.4236,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.63031989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"20","issue":"1","first_page":"75","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9623000025749207,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9623000025749207,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9297000169754028,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9043999910354614,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6231135129928589},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6142369508743286},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.611697793006897},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.5972108244895935},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.46284860372543335},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45573553442955017},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39946386218070984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3992037773132324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34779059886932373},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.10153958201408386}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6231135129928589},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6142369508743286},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.611697793006897},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.5972108244895935},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.46284860372543335},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45573553442955017},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39946386218070984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3992037773132324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34779059886932373},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.10153958201408386}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1002/cta.4490200106","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.4490200106","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},{"id":"pmh:oai:iris.unibs.it:11379/7184","is_oa":false,"landing_page_url":"http://hdl.handle.net/11379/7184","pdf_url":null,"source":{"id":"https://openalex.org/S4306400804","display_name":"Institutional Research Information System (Universit\u00e0 degli Studi di Brescia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66752286","host_organization_name":"University of Milano-Bicocca","host_organization_lineage":["https://openalex.org/I66752286"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1548245194","https://openalex.org/W1868696239","https://openalex.org/W1964374688","https://openalex.org/W1972136484","https://openalex.org/W1988637501","https://openalex.org/W1989431917","https://openalex.org/W2029321760","https://openalex.org/W2038592787","https://openalex.org/W2072406665","https://openalex.org/W2095416034","https://openalex.org/W2144132370","https://openalex.org/W2152548723","https://openalex.org/W2157230017","https://openalex.org/W2160289679","https://openalex.org/W2179739372","https://openalex.org/W2518697397","https://openalex.org/W4405360616"],"related_works":["https://openalex.org/W101534108","https://openalex.org/W1500249877","https://openalex.org/W2425085424","https://openalex.org/W1972136484","https://openalex.org/W1946609993","https://openalex.org/W2035092043","https://openalex.org/W2023392285","https://openalex.org/W2167303105","https://openalex.org/W1980029443","https://openalex.org/W2789447181"],"abstract_inverted_index":{"Abstract":[0],"The":[1],"origin":[2],"of":[3,37,55,66],"the":[4,35,53,60],"slew":[5],"rate":[6],"asymmetry":[7],"found":[8],"experimentally":[9],"in":[10,17,51],"FET\u2010input":[11],"LF355":[12],"op":[13,67],"amps":[14],"is":[15],"analysed":[16],"order":[18],"to":[19,33,59],"explain":[20],"why":[21],"macromodels":[22,69],"based":[23],"on":[24],"a":[25],"strict":[26],"build\u2010up":[27,73],"technique":[28],"can":[29],"fail":[30],"when":[31],"used":[32],"simulate":[34],"behaviour":[36],"amplifiers":[38],"driven":[39],"by":[40,72,76],"out\u2010of\u2010band":[41],"large":[42],"voltage":[43],"signals.":[44],"These":[45],"simulations":[46],"may":[47],"be":[48],"very":[49],"important":[50],"predicting":[52],"effects":[54],"electromagnetic":[56],"interferences":[57],"conveyed":[58],"circuit":[61],"input":[62],"port.":[63],"Other":[64],"performances":[65],"amp":[68],"designed":[70],"either":[71],"techniques":[74,78],"or":[75],"simplification/build\u2010up":[77],"are":[79],"also":[80],"compared":[81],"and":[82],"discussed.":[83]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}