{"id":"https://openalex.org/W1925259438","doi":"https://doi.org/10.1002/9780470050118.ecse316","title":"Programmable Logic Arrays","display_name":"Programmable Logic Arrays","publication_year":2008,"publication_date":"2008-01-15","ids":{"openalex":"https://openalex.org/W1925259438","doi":"https://doi.org/10.1002/9780470050118.ecse316","mag":"1925259438"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse316","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse316","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1905.02074","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Issam W. Damaj","orcid":null},"institutions":[{"id":"https://openalex.org/I4210150237","display_name":"Dhofar University","ror":"https://ror.org/05d5f5m07","country_code":"OM","type":"education","lineage":["https://openalex.org/I4210150237"]}],"countries":["OM"],"is_corresponding":true,"raw_author_name":"Issam W. Damaj","raw_affiliation_strings":["Dhofar University, Sultanate of Oman"],"affiliations":[{"raw_affiliation_string":"Dhofar University, Sultanate of Oman","institution_ids":["https://openalex.org/I4210150237"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210150237"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1062999963760376,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1062999963760376,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.08789999783039093,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.04600000008940697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.9136999845504761},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.8604999780654907},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.8170999884605408},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.7609999775886536},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.7311999797821045},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.6707000136375427},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.5943999886512756},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.545799970626831},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5005999803543091}],"concepts":[{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.9136999845504761},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.8604999780654907},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.8170999884605408},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.7609999775886536},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.7311999797821045},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.6707000136375427},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.5943999886512756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5730000138282776},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.545799970626831},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5005999803543091},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.46779999136924744},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4530999958515167},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44040000438690186},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.43479999899864197},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4311999976634979},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.40540000796318054},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3806999921798706},{"id":"https://openalex.org/C37374048","wikidata":"https://www.wikidata.org/wiki/Q188674","display_name":"Programmable logic controller","level":2,"score":0.36629998683929443},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.335999995470047},{"id":"https://openalex.org/C61505648","wikidata":"https://www.wikidata.org/wiki/Q625752","display_name":"Function block diagram","level":3,"score":0.32710000872612},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3262999951839447},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.31209999322891235},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.29750001430511475},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.26269999146461487},{"id":"https://openalex.org/C188434589","wikidata":"https://www.wikidata.org/wiki/Q1478762","display_name":"Logic analyzer","level":3,"score":0.26249998807907104},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2614000141620636},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25529998540878296},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2531000077724457}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1002/9780470050118.ecse316","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse316","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},{"id":"pmh:oai:arXiv.org:1905.02074","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1905.02074","pdf_url":"https://arxiv.org/pdf/1905.02074","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1905.02074","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1905.02074","pdf_url":"https://arxiv.org/pdf/1905.02074","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2072222013","https://openalex.org/W2122992089","https://openalex.org/W2126379574","https://openalex.org/W4234792855"],"related_works":[],"abstract_inverted_index":{"Abstract":[0],"Programmable":[1],"logic":[2,16,23,56],"arrays":[3],"(PLAs)":[4],"are":[5,59,65,88],"traditional":[6,137],"digital":[7],"electronic":[8],"devices.":[9,98],"A":[10,25],"PLA":[11,26,52],"is":[12],"a":[13,28,37,51,61],"simple":[14,155],"programmable":[15,31,40,92,96],"device":[17],"(SPLD)":[18],"used":[19],"to":[20,36,43,106,128],"implement":[21],"combinational":[22],"circuits.":[24],"has":[27,147],"set":[29,38],"of":[30,39,50,81,101,121],"AND":[32],"gates,":[33],"which":[34],"link":[35],"OR":[41],"gates":[42],"produce":[44],"an":[45],"output.":[46],"The":[47,99,123],"AND\u2013OR":[48],"layout":[49],"allows":[53],"for":[54],"implementing":[55],"functions":[57],"that":[58,103],"in":[60,67,70,151],"sum\u2010of\u2010products":[62],"form.":[63],"PLAs":[64,73,87,102,127],"available":[66,89],"the":[68,154],"market":[69],"different":[71],"types.":[72],"could":[74],"be":[75],"stand":[76],"alone":[77,86],"chips,":[78],"or":[79],"parts":[80],"bigger":[82],"processing":[83],"systems.":[84],"Stand":[85],"as":[90],"mask":[91],"(MPLAs)":[93],"and":[94,119],"field":[95],"(FPLAs)":[97],"attractions":[100],"brought":[104,126],"them":[105],"mainstream":[107],"engineers":[108],"include":[109],"their":[110],"simplicity,":[111],"relatively":[112],"small":[113],"circuit":[114],"area,":[115],"predictable":[116],"propagation":[117],"delay,":[118],"ease":[120],"development.":[122],"powerful\u2010but\u2010simple":[124],"property":[125],"rapid":[129],"prototyping,":[130],"synthesis,":[131],"design":[132],"optimization":[133],"techniques,":[134],"embedded":[135],"systems,":[136,139,143],"computer":[138],"hybrid":[140],"high\u2010performance":[141],"computing":[142],"etc.":[144],"Indeed,":[145],"there":[146],"been":[148],"renewable":[149],"interests":[150],"working":[152],"with":[153],"AND\u2010to\u2010OR":[156],"PLAs.":[157]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2016-06-24T00:00:00"}