{"id":"https://openalex.org/W4248518187","doi":"https://doi.org/10.1002/9780470050118.ecse240","title":"Microprogramming","display_name":"Microprogramming","publication_year":2008,"publication_date":"2008-01-15","ids":{"openalex":"https://openalex.org/W4248518187","doi":"https://doi.org/10.1002/9780470050118.ecse240"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse240","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse240","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038916539","display_name":"Bruce W. Bomar","orcid":null},"institutions":[{"id":"https://openalex.org/I75027704","display_name":"University of Tennessee at Knoxville","ror":"https://ror.org/020f3ap87","country_code":"US","type":"education","lineage":["https://openalex.org/I75027704"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bruce W. Bomar","raw_affiliation_strings":["The University of Tennessee Space Institute, Tullahoma, Tennessee"],"affiliations":[{"raw_affiliation_string":"The University of Tennessee Space Institute, Tullahoma, Tennessee","institution_ids":["https://openalex.org/I75027704"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038916539"],"corresponding_institution_ids":["https://openalex.org/I75027704"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8248454332351685},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.7068262100219727},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6318350434303284},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5242893099784851},{"id":"https://openalex.org/keywords/subroutine","display_name":"Subroutine","score":0.4969935715198517},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.49444079399108887},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4714333117008209},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4526819586753845},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4306313097476959},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.41915401816368103},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3960348665714264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34754857420921326},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.30834031105041504},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3045472204685211}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8248454332351685},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.7068262100219727},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6318350434303284},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5242893099784851},{"id":"https://openalex.org/C96147967","wikidata":"https://www.wikidata.org/wiki/Q190686","display_name":"Subroutine","level":2,"score":0.4969935715198517},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.49444079399108887},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4714333117008209},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4526819586753845},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4306313097476959},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.41915401816368103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3960348665714264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34754857420921326},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.30834031105041504},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3045472204685211},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9780470050118.ecse240","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse240","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W608164253","https://openalex.org/W2099380899","https://openalex.org/W2103213088"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2079568287","https://openalex.org/W3008382851","https://openalex.org/W2111408175"],"abstract_inverted_index":{"Abstract":[0],"The":[1,123],"microprogrammed":[2,109,152],"approach":[3,61,70,153],"to":[4,65,116],"implementing":[5],"control":[6,110],"state":[7,30,68,72],"machines":[8],"has":[9,18,113,154],"been":[10,114],"used":[11],"widely":[12],"since":[13],"the":[14,19,41,45,57,66,90,103,151],"early":[15],"1960s":[16],"and":[17,24,97,106,130,133,139],"advantages":[20,156],"of":[21,94,149,164],"structured":[22],"programming":[23],"fixed":[25],"timing":[26],"characteristics.":[27],"With":[28],"microprogramming,":[29],"machine":[31,69],"changes":[32,86],"require":[33],"only":[34],"a":[35,76,108,146,161],"change":[36,52],"in":[37,63,75,118,136],"memory":[38],"contents,":[39],"so":[40],"rate":[42],"at":[43],"which":[44],"controller":[46],"can":[47,87,134],"be":[48],"clocked":[49],"does":[50],"not":[51,143],"no":[53],"matter":[54],"how":[55],"significant":[56,155],"program":[58],"change.":[59],"This":[60,100],"is":[62],"contrast":[64],"standard":[67],"with":[71,160],"transitions":[73],"described":[74],"hardware":[77],"description":[78],"language":[79],"like":[80],"VHDL":[81],"or":[82],"Verilog,":[83],"where":[84],"design":[85],"dramatically":[88],"impact":[89],"logic":[91],"equations,":[92],"amount":[93],"combinational":[95],"logic,":[96],"clock":[98],"frequency.":[99],"article":[101],"introduces":[102],"microprogramming":[104],"technique":[105],"presents":[107],"unit":[111],"that":[112],"tailored":[115],"implementation":[117],"field":[119],"programable":[120],"gut":[121],"arrays.":[122],"sequencer":[124],"presented":[125],"supports":[126],"both":[127,137],"nested":[128,131],"subroutines":[129],"loops":[132],"operate":[135],"pipelined":[138],"non\u2010pipelined":[140],"modes.":[141],"Althouse":[142],"attractive":[144],"for":[145,157],"small":[147],"number":[148,163],"states,":[150],"complex":[158],"controllers":[159],"large":[162],"states.":[165]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}