{"id":"https://openalex.org/W4242994585","doi":"https://doi.org/10.1002/9780470050118.ecse225","title":"Logic Design","display_name":"Logic Design","publication_year":2008,"publication_date":"2008-04-10","ids":{"openalex":"https://openalex.org/W4242994585","doi":"https://doi.org/10.1002/9780470050118.ecse225"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse225","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse225","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043874913","display_name":"Issam Damaj","orcid":"https://orcid.org/0000-0001-7855-3535"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Issam W. Damaj","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5043874913"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9731000065803528,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.7714141011238098},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7073193788528442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809103488922119},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6695359945297241},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6429617404937744},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6296160221099854},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.5962859988212585},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5865306854248047},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5629164576530457},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5601158738136292},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4229975640773773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.412229061126709},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.38446542620658875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3704987168312073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3117641806602478},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1644788682460785},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12130686640739441}],"concepts":[{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.7714141011238098},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7073193788528442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809103488922119},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6695359945297241},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6429617404937744},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6296160221099854},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.5962859988212585},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5865306854248047},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5629164576530457},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5601158738136292},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4229975640773773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.412229061126709},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.38446542620658875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3704987168312073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3117641806602478},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1644788682460785},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12130686640739441},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9780470050118.ecse225","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse225","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W616258119","https://openalex.org/W1540202708","https://openalex.org/W2120371405","https://openalex.org/W2122992089","https://openalex.org/W2164619907","https://openalex.org/W2169333805","https://openalex.org/W2520093650","https://openalex.org/W2746783837"],"related_works":["https://openalex.org/W2369485957","https://openalex.org/W2237508561","https://openalex.org/W106155582","https://openalex.org/W2101877870","https://openalex.org/W2358223609","https://openalex.org/W2539220155","https://openalex.org/W4240747633","https://openalex.org/W2546155891","https://openalex.org/W2106889348","https://openalex.org/W2558345339"],"abstract_inverted_index":{"Abstract":[0],"Electronic":[1],"circuits":[2,14,26,47,59,88],"can":[3],"be":[4],"separated":[5],"into":[6],"two":[7,62],"groups,":[8],"digital":[9,25,29,43],"and":[10,36,65,120,128,144,210],"analog":[11,17],"circuits.":[12,57],"Analog":[13],"operate":[15,27],"on":[16,28],"quantities":[18,30],"that":[19,31,212],"are":[20,32,53,60,115,124],"continuous":[21],"in":[22,34,38,108,149,160,207],"value,":[23],"whereas":[24],"discrete":[33,78],"value":[35],"limited":[37],"precision.":[39],"In":[40,67],"practice,":[41],"most":[42],"systems":[44,52],"contain":[45],"combinational":[46,121,145],"along":[48],"with":[49],"memory;":[50],"these":[51,123],"known":[54],"as":[55],"sequential":[56,70,87,119,143],"Sequential":[58],"of":[61,80,98,104,131,152,172,194,216],"types:":[63],"synchronous":[64,69],"asynchronous.":[66],"a":[68,72,136,204],"circuit,":[71],"clock":[73,93],"signal":[74],"is":[75,176],"used":[76,159],"at":[77],"instants":[79],"time":[81],"to":[82,167,196],"synchronize":[83],"desired":[84],"operations.":[85],"Asynchronous":[86],"do":[89],"not":[90],"require":[91],"synchronizing":[92],"pulses;":[94],"however,":[95],"the":[96,102,105,129,132,150,177,192,214],"completion":[97],"an":[99],"operation":[100,107],"signals":[101],"start":[103],"next":[106],"sequence.":[109],"The":[110,140,155],"basic":[111],"logic":[112,161,217],"design":[113,146,162],"steps":[114,147],"generally":[116],"identical":[117],"for":[118],"circuits;":[122],"specification,":[125],"formulation,":[126],"optimization,":[127],"implementation":[130,185],"optimized":[133],"equations":[134],"using":[135],"suitable":[137],"hardware":[138,184,198],"technology.":[139],"differences":[141],"between":[142],"appear":[148],"details":[151],"each":[153],"step.":[154],"minimization":[156],"(optimization)":[157],"techniques":[158,209],"range":[163],"from":[164],"simple":[165],"(manual)":[166],"complex":[168],"(automated).":[169],"An":[170],"example":[171],"manual":[173],"optimization":[174],"methods":[175],"Karnough":[178],"map":[179],"(":[180],"K":[181],"\u2010map).":[182],"Indeed,":[183],"technology":[186],"has":[187,202],"been":[188,203],"growing":[189,205],"faster":[190],"than":[191],"ability":[193],"designers":[195],"produce":[197],"designs.":[199],"Hence,":[200],"there":[201],"interest":[206],"developing":[208],"tools":[211],"facilitate":[213],"process":[215],"design.":[218]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}