{"id":"https://openalex.org/W4247711458","doi":"https://doi.org/10.1002/9780470050118.ecse191","title":"Instruction Sets","display_name":"Instruction Sets","publication_year":2007,"publication_date":"2007-12-06","ids":{"openalex":"https://openalex.org/W4247711458","doi":"https://doi.org/10.1002/9780470050118.ecse191"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse191","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse191","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043476271","display_name":"Maya Gokhale","orcid":"https://orcid.org/0000-0003-4229-5735"},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Maya B. Gokhale","raw_affiliation_strings":["Lawrence Livermore National Laboratory, Livermore, California"],"affiliations":[{"raw_affiliation_string":"Lawrence Livermore National Laboratory, Livermore, California","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001306658","display_name":"Judith D. Schlesinger","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Judith D. Schlesinger","raw_affiliation_strings":["IDA Center for Computing Science, Bowie, Maryland"],"affiliations":[{"raw_affiliation_string":"IDA Center for Computing Science, Bowie, Maryland","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043476271"],"corresponding_institution_ids":["https://openalex.org/I1282311441"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1584","last_page":"1596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9707000255584717,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.928600013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8261111974716187},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.8058119416236877},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7465107440948486},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.552690863609314},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5106256604194641},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5072855353355408},{"id":"https://openalex.org/keywords/addressing-mode","display_name":"Addressing mode","score":0.4822891056537628},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4653286337852478},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4207950830459595},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32092148065567017},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.31864437460899353},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.27034929394721985},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26944613456726074},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.1245574951171875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.11049094796180725}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8261111974716187},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.8058119416236877},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7465107440948486},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.552690863609314},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5106256604194641},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5072855353355408},{"id":"https://openalex.org/C16901944","wikidata":"https://www.wikidata.org/wiki/Q367183","display_name":"Addressing mode","level":4,"score":0.4822891056537628},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4653286337852478},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4207950830459595},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32092148065567017},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.31864437460899353},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.27034929394721985},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26944613456726074},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.1245574951171875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11049094796180725}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9780470050118.ecse191","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse191","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W998398075","https://openalex.org/W1537610833","https://openalex.org/W2040167141","https://openalex.org/W2095950905","https://openalex.org/W2179369375","https://openalex.org/W4302418708"],"related_works":["https://openalex.org/W2114750404","https://openalex.org/W2611818882","https://openalex.org/W2115688358","https://openalex.org/W2145303974","https://openalex.org/W2993981457","https://openalex.org/W2593142409","https://openalex.org/W2130401966","https://openalex.org/W2176959691","https://openalex.org/W1486503416","https://openalex.org/W4247711458"],"abstract_inverted_index":{"Abstract":[0],"Instruction":[1],"sets":[2,19],"began":[3,27],"very":[4,68],"simply":[5],"and":[6,111,114],"then":[7,61],"became":[8],"more":[9],"complex":[10,23,54],"as":[11,79,109],"hardware":[12],"gained":[13],"complexity.":[14],"By":[15],"the":[16,36,39,53,77,84],"1980s,":[17],"instruction":[18,32,43,55,65,70,98],"had":[20],"become":[21],"sufficiently":[22],"that":[24,59,121],"a":[25,80],"movement":[26],"to":[28,30,52,102],"return":[29],"simpler":[31],"sets,":[33],"albeit":[34],"not":[35],"simplicity":[37],"of":[38,82,90,92],"early":[40],"machines.":[41],"Reduced":[42],"set":[44,56,66],"computers":[45,57],"(RISC)":[46],"architectures":[47],"were":[48,60],"introduced,":[49],"in":[50,62,76,96],"contrast":[51],"(CISC)":[58],"vogue.":[63],"Another":[64],"style,":[67],"long":[69],"word":[71],"(VLIW),":[72],"was":[73],"also":[74],"introduced":[75],"1980s":[78],"means":[81],"increasing":[83],"parallelism":[85],"within":[86],"an":[87],"instruction.":[88],"Characteristics":[89],"each":[91],"these":[93,103],"styles":[94],"appear":[95],"modern":[97],"sets.":[99],"In":[100],"addition":[101],"general\u2010purpose":[104],"ISAs,":[105],"special\u2010purpose":[106],"architectures,":[107],"such":[108],"vector":[110],"parallel":[112],"machines,":[113],"digital":[115],"signal":[116],"processors":[117],"(DSPs),":[118],"require":[119],"ISAs":[120],"capture":[122],"their":[123],"unique":[124],"capabilities.":[125]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-05-12T00:00:00"}