{"id":"https://openalex.org/W1491766887","doi":"https://doi.org/10.1002/9780470050118.ecse162","title":"<scp>FPGA</scp><scp>PAL</scp>Design Tools","display_name":"<scp>FPGA</scp><scp>PAL</scp>Design Tools","publication_year":2009,"publication_date":"2009-03-09","ids":{"openalex":"https://openalex.org/W1491766887","doi":"https://doi.org/10.1002/9780470050118.ecse162","mag":"1491766887"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse162","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse162","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Politecnico di Torino, Torino, Italy","Politecnico di Torino, Torino, Italy,"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Torino, Italy,","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5021426042"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1316","last_page":"1326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.7641159296035767},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7502501606941223},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.7366071343421936},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.69967120885849},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6914660334587097},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5988511443138123},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5934680104255676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5790208578109741},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5669991374015808},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.5454396605491638},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5376039743423462},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5373159646987915},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4830356538295746},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.4489690959453583},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.44693902134895325},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41780680418014526},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4154047966003418},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3630911707878113},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33373600244522095},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08471044898033142}],"concepts":[{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.7641159296035767},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7502501606941223},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.7366071343421936},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.69967120885849},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6914660334587097},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5988511443138123},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5934680104255676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5790208578109741},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5669991374015808},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5454396605491638},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5376039743423462},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5373159646987915},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4830356538295746},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.4489690959453583},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.44693902134895325},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41780680418014526},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4154047966003418},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3630911707878113},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33373600244522095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08471044898033142},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9780470050118.ecse162","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse162","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1538172314","https://openalex.org/W1567718180","https://openalex.org/W1588280643","https://openalex.org/W1604136049","https://openalex.org/W1921869937","https://openalex.org/W1970885193","https://openalex.org/W1986303876","https://openalex.org/W2105388068","https://openalex.org/W2126255765","https://openalex.org/W2156666436","https://openalex.org/W2168019708","https://openalex.org/W4300835888"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W133576369","https://openalex.org/W2054740893","https://openalex.org/W2764789987"],"abstract_inverted_index":{"Abstract":[0],"Reconfigurable":[1],"logic":[2,8,64,92,136,157],"devices":[3,53,65,170],"such":[4,57],"as":[5,58],"field":[6],"programmable":[7,12,63,125,149,169],"arrays":[9],"(FPGAs)":[10],"or":[11,28],"array":[13],"logics":[14],"are":[15,154],"nowadays":[16],"introducing":[17],"a":[18,69,100],"new":[19],"design":[20,44,66,76,142,171],"paradigm":[21],"over":[22],"the":[23,35,42,47,73,87,91,104,109,120,132,139,145,164,168,176,183],"possible":[24],"techniques":[25],"an":[26,95,116],"electronic":[27,96],"computing":[29],"designer":[30],"may":[31],"choose":[32],"to":[33,41,144],"make":[34],"desired":[36],"hardware":[37],"chip":[38,110],"running.":[39],"Thanks":[40],"higher":[43],"flexibility":[45],"and":[46,61,138,151,178,181],"increasing":[48,117],"performances":[49,121],"supported":[50],"by":[51,123],"these":[52],"on":[54,119,188],"several":[55],"aspects":[56],"power,":[59],"frequency,":[60],"dependability,":[62],"tools":[67,78,114,129,166],"play":[68],"central":[70],"rule":[71],"among":[72],"computer":[74],"aided":[75],"(CAD)":[77],"available.":[79],"The":[80],"basic":[81],"concept":[82],"behind":[83],"this":[84,160,189],"success":[85],"is":[86,173],"possibility":[88],"of":[89,94,108,134,141,163],"defining":[90],"functionality":[93],"circuits":[97],"without":[98],"having":[99],"direct":[101],"interface":[102],"with":[103],"silicon":[105],"layout":[106],"mask":[107],"itself.":[111],"FPGA":[112],"CAD":[113,128,165],"have":[115],"impact":[118],"offered":[122,180],"current":[124],"devices.":[126],"state\u2010of\u2010the\u2010art":[127],"support":[130],"both":[131],"synthesis":[133],"optimized":[135],"functions":[137],"implementation":[140],"referring":[143],"manner":[146],"in":[147],"which":[148],"switches":[150],"hard\u2010wired":[152],"interconnections":[153],"placed":[155],"between":[156],"functions.":[158],"In":[159],"article":[161],"survey":[162],"for":[167],"phases":[172],"presented":[174],"exploring":[175],"variety":[177],"particularity":[179],"analyzing":[182],"most":[184],"influcnt":[185],"results":[186],"achieved":[187],"area.":[190]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}