{"id":"https://openalex.org/W4235551838","doi":"https://doi.org/10.1002/9780470050118.ecse071","title":"Computer Architecture","display_name":"Computer Architecture","publication_year":2007,"publication_date":"2007-12-06","ids":{"openalex":"https://openalex.org/W4235551838","doi":"https://doi.org/10.1002/9780470050118.ecse071"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse071","is_oa":true,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse071","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/9780470050118.ecse071","source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/9780470050118.ecse071","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064938598","display_name":"Michael Flynn","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Michael Flynn","raw_affiliation_strings":["Stanford University, Stanford, California"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, California","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064938598"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":33,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.808539628982544},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6694281101226807},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.663517951965332},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6177542805671692},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5435351133346558},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4971006214618683},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.48809492588043213},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.45845407247543335},{"id":"https://openalex.org/keywords/cellular-architecture","display_name":"Cellular architecture","score":0.443001925945282},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4119996130466461},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3663889169692993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35600531101226807},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33570635318756104},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.32602810859680176},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.32525762915611267},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.23712745308876038},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20246273279190063},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1923462450504303},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.11349603533744812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.808539628982544},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6694281101226807},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.663517951965332},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6177542805671692},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5435351133346558},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4971006214618683},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.48809492588043213},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.45845407247543335},{"id":"https://openalex.org/C37139622","wikidata":"https://www.wikidata.org/wiki/Q386953","display_name":"Cellular architecture","level":5,"score":0.443001925945282},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4119996130466461},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3663889169692993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35600531101226807},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33570635318756104},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.32602810859680176},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.32525762915611267},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.23712745308876038},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20246273279190063},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1923462450504303},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.11349603533744812},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9780470050118.ecse071","is_oa":true,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse071","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/9780470050118.ecse071","source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"}],"best_oa_location":{"id":"doi:10.1002/9780470050118.ecse071","is_oa":true,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse071","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1002/9780470050118.ecse071","source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4235551838.pdf","grobid_xml":"https://content.openalex.org/works/W4235551838.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W1522888794","https://openalex.org/W1556885469","https://openalex.org/W1577093684","https://openalex.org/W1972204804","https://openalex.org/W2043687377","https://openalex.org/W2050487400","https://openalex.org/W2126148590","https://openalex.org/W2157211828","https://openalex.org/W2159159598","https://openalex.org/W2294693415","https://openalex.org/W2296028092","https://openalex.org/W2725179571","https://openalex.org/W3148972154","https://openalex.org/W4236936690"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1482836228","https://openalex.org/W2356166161","https://openalex.org/W1969937427","https://openalex.org/W2540018280","https://openalex.org/W2141799201","https://openalex.org/W2111412181","https://openalex.org/W4251089459","https://openalex.org/W2115138121","https://openalex.org/W104330089"],"abstract_inverted_index":{"Abstract":[0],"Computer":[1],"architecture":[2,30,70],"represents":[3],"the":[4,8,11,15,26,36,40,44,49,59,62,66,72],"programming":[5,74],"model":[6,75],"of":[7,17,28,82],"computer,":[9],"including":[10],"instruction":[12],"set":[13],"and":[14,21,39,56,58,76],"definition":[16],"register":[18],"file,":[19],"memory,":[20],"so":[22],"on.":[23],"Over":[24],"time,":[25],"concept":[27],"computer":[29,69],"has":[31],"evolved":[32],"to":[33],"include":[34],"both":[35],"functional":[37],"specification":[38],"hardware":[41],"implementation.":[42,79],"At":[43,65],"system":[45],"level,":[46,68],"it":[47],"defines":[48],"processor\u2010level":[50],"building":[51,63],"blocks,":[52],"such":[53],"as":[54,88],"processors":[55],"memories,":[57],"interconnection":[60],"among":[61],"blocks.":[64],"microprocessor":[67,84],"determines":[71],"processor's":[73],"its":[77],"detailed":[78],"The":[80],"implementation":[81],"a":[83],"is":[85],"also":[86],"known":[87],"microarchitecture.":[89]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}