{"id":"https://openalex.org/W4211071950","doi":"https://doi.org/10.1002/9780470050118.ecse047","title":"Logic Testing","display_name":"Logic Testing","publication_year":2009,"publication_date":"2009-03-09","ids":{"openalex":"https://openalex.org/W4211071950","doi":"https://doi.org/10.1002/9780470050118.ecse047"},"language":"en","primary_location":{"id":"doi:10.1002/9780470050118.ecse047","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse047","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},"type":"other","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109249989","display_name":"Laung\u2010Terng Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Laung\u2010Terng (L.\u2010T.) Wang","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033039433","display_name":"Charles E. Stroud","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Charles E. Stroud","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5077687075","display_name":"Kwang\u2010Ting Cheng","orcid":"https://orcid.org/0000-0002-3885-4912"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kwang\u2010Ting (Tim) Cheng","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109249989"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1770","last_page":"1782"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.65675950050354},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6547368764877319},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5526993274688721},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5107207298278809},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5081682205200195},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.49908947944641113},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4685315489768982},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4567985534667969},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4361341595649719},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43405622243881226},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.43355047702789307},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.41998475790023804},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4149162173271179},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3905409872531891},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3563333749771118},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30321818590164185},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.20215356349945068},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17198926210403442},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12182152271270752},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11662733554840088}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.65675950050354},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6547368764877319},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5526993274688721},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5107207298278809},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5081682205200195},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.49908947944641113},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4685315489768982},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4567985534667969},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4361341595649719},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43405622243881226},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.43355047702789307},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.41998475790023804},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4149162173271179},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3905409872531891},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3563333749771118},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30321818590164185},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.20215356349945068},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17198926210403442},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12182152271270752},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11662733554840088}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1002/9780470050118.ecse047","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9780470050118.ecse047","pdf_url":null,"source":{"id":"https://openalex.org/S4306534807","display_name":"Wiley Encyclopedia of Computer Science and Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wiley Encyclopedia of Computer Science and Engineering","raw_type":"other"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-78049","is_oa":false,"landing_page_url":"https://repository.hkust.edu.hk/ir/Record/1783.1-78049","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":102,"referenced_works":["https://openalex.org/W53227076","https://openalex.org/W359238146","https://openalex.org/W576723816","https://openalex.org/W581518716","https://openalex.org/W615030097","https://openalex.org/W1495288325","https://openalex.org/W1503570386","https://openalex.org/W1515082873","https://openalex.org/W1518705996","https://openalex.org/W1604154703","https://openalex.org/W1627397376","https://openalex.org/W1763985980","https://openalex.org/W1788608581","https://openalex.org/W1823755974","https://openalex.org/W1849928240","https://openalex.org/W1906914439","https://openalex.org/W1964839541","https://openalex.org/W1976140238","https://openalex.org/W1977294468","https://openalex.org/W1978303825","https://openalex.org/W1979092306","https://openalex.org/W1979305473","https://openalex.org/W1986143702","https://openalex.org/W1988192422","https://openalex.org/W1994241124","https://openalex.org/W2002058428","https://openalex.org/W2004437077","https://openalex.org/W2017109565","https://openalex.org/W2021218329","https://openalex.org/W2023856022","https://openalex.org/W2033085175","https://openalex.org/W2037037356","https://openalex.org/W2038380992","https://openalex.org/W2041753256","https://openalex.org/W2044560939","https://openalex.org/W2046352832","https://openalex.org/W2046401607","https://openalex.org/W2046817879","https://openalex.org/W2054718237","https://openalex.org/W2057301315","https://openalex.org/W2060461359","https://openalex.org/W2076000316","https://openalex.org/W2087047691","https://openalex.org/W2097417935","https://openalex.org/W2098076619","https://openalex.org/W2101900253","https://openalex.org/W2102355929","https://openalex.org/W2102945171","https://openalex.org/W2105028194","https://openalex.org/W2105182837","https://openalex.org/W2105975226","https://openalex.org/W2107800433","https://openalex.org/W2110710737","https://openalex.org/W2111994103","https://openalex.org/W2114176118","https://openalex.org/W2114204923","https://openalex.org/W2119241964","https://openalex.org/W2119709001","https://openalex.org/W2122955150","https://openalex.org/W2125014350","https://openalex.org/W2127737927","https://openalex.org/W2127774081","https://openalex.org/W2131980108","https://openalex.org/W2132086613","https://openalex.org/W2132409587","https://openalex.org/W2132731265","https://openalex.org/W2135627440","https://openalex.org/W2136127440","https://openalex.org/W2140750764","https://openalex.org/W2142785340","https://openalex.org/W2144503280","https://openalex.org/W2144573344","https://openalex.org/W2147897801","https://openalex.org/W2148757937","https://openalex.org/W2149107969","https://openalex.org/W2150895785","https://openalex.org/W2152476646","https://openalex.org/W2152652532","https://openalex.org/W2153336129","https://openalex.org/W2158102622","https://openalex.org/W2159919870","https://openalex.org/W2160444875","https://openalex.org/W2161273503","https://openalex.org/W2162256736","https://openalex.org/W2163730402","https://openalex.org/W2165370339","https://openalex.org/W2166244312","https://openalex.org/W2167138995","https://openalex.org/W2173124859","https://openalex.org/W2937826712","https://openalex.org/W3140239545","https://openalex.org/W3143944275","https://openalex.org/W4230203075","https://openalex.org/W4230272798","https://openalex.org/W4230587734","https://openalex.org/W4232637718","https://openalex.org/W4233920399","https://openalex.org/W4236292970","https://openalex.org/W4241223517","https://openalex.org/W4247740479","https://openalex.org/W4302458519","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W2082591327","https://openalex.org/W2118487491","https://openalex.org/W2152533674","https://openalex.org/W2108907112","https://openalex.org/W2151015073","https://openalex.org/W1593138522","https://openalex.org/W2142702094","https://openalex.org/W1828408332","https://openalex.org/W2169761426","https://openalex.org/W2021357106"],"abstract_inverted_index":{"Abstract":[0],"Logic":[1,41],"testing":[2,7,42],"involves":[3],"the":[4,8,33,39,53,56,61,81,86,95,117],"process":[5],"of":[6,12,38,45,49,55],"digital":[9,19,57],"logic":[10,20,30,58],"portion":[11],"a":[13,47,110],"circuit":[14],"under":[15],"test":[16,25,29,36,50,69,96,118],"(CUT).":[17],"The":[18],"can":[21,75],"be":[22,76,101,123],"reconfigured":[23],"in":[24],"mode":[26],"to":[27,31,52,100,108,122],"include":[28],"improve":[32],"testability":[34],"and":[35,71,78,97],"quality":[37],"circuit.":[40],"typically":[43],"consists":[44],"applying":[46],"set":[48],"stimuli":[51,70,93],"inputs":[54],"while":[59],"analyzing":[60],"output":[62,72,88],"responses.":[63],"Depending":[64],"on":[65],"needs,":[66],"both":[67],"input":[68,92],"response":[73,112],"analysis":[74],"generated":[77],"performed":[79],"inside":[80],"chip.":[82],"Circuits":[83],"that":[84,106],"produce":[85,109],"correct":[87,111],"responses":[89],"for":[90],"all":[91],"pass":[94],"are":[98,120],"considered":[99],"fault":[102],"free.":[103],"Those":[104],"circuits":[105],"fail":[107],"at":[113],"any":[114],"point":[115],"during":[116],"sequence":[119],"assumed":[121],"faulty.":[124]},"counts_by_year":[],"updated_date":"2026-02-09T09:26:11.010843","created_date":"2022-02-13T00:00:00"}