{"id":"https://openalex.org/W2170642360","doi":"https://doi.org/10.1002/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","title":"Parallel VLSI test in a shared-memory multiprocessor","display_name":"Parallel VLSI test in a shared-memory multiprocessor","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2170642360","doi":"https://doi.org/10.1002/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","mag":"2170642360"},"language":"en","primary_location":{"id":"doi:10.1002/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","is_oa":false,"landing_page_url":"https://doi.org/10.1002/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","pdf_url":null,"source":{"id":"https://openalex.org/S4210209928","display_name":"Concurrency Practice and Experience","issn_l":"1040-3108","issn":["1040-3108","1096-9128"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Concurrency: Practice and Experience","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015164752","display_name":"C. Gil","orcid":"https://orcid.org/0000-0001-8663-8395"},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"C. Gil","raw_affiliation_strings":["Dept. de Arquitectura de Computadores y Electro\u0301nica, Universidad de Almeri\u0301a, La Can\u0303ada de San Urbano s/n, 04120 Almeri\u0301a, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura de Computadores y Electro\u0301nica, Universidad de Almeri\u0301a, La Can\u0303ada de San Urbano s/n, 04120 Almeri\u0301a, Spain","institution_ids":["https://openalex.org/I52354020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048434210","display_name":"Julio Ortega","orcid":"https://orcid.org/0000-0002-2998-220X"},"institutions":[{"id":"https://openalex.org/I173304897","display_name":"Universidad de Granada","ror":"https://ror.org/04njjy449","country_code":"ES","type":"education","lineage":["https://openalex.org/I173304897"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Ortega","raw_affiliation_strings":["Dept. de Arquitectura y Tecnologi\u0301a de Computadores, Universidad de Granada, Campus de Fuentenueva s/n, 18071 Granada, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura y Tecnologi\u0301a de Computadores, Universidad de Granada, Campus de Fuentenueva s/n, 18071 Granada, Spain","institution_ids":["https://openalex.org/I173304897"]}]},{"author_position":"last","author":{"id":null,"display_name":"M. G. Montoya","orcid":null},"institutions":[{"id":"https://openalex.org/I52354020","display_name":"University of Almer\u00eda","ror":"https://ror.org/003d3xx08","country_code":"ES","type":"education","lineage":["https://openalex.org/I52354020"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. G. Montoya","raw_affiliation_strings":["Dept. de Arquitectura de Computadores y Electro\u0301nica, Universidad de Almeri\u0301a, La Can\u0303ada de San Urbano s/n, 04120 Almeri\u0301a, Spain"],"affiliations":[{"raw_affiliation_string":"Dept. de Arquitectura de Computadores y Electro\u0301nica, Universidad de Almeri\u0301a, La Can\u0303ada de San Urbano s/n, 04120 Almeri\u0301a, Spain","institution_ids":["https://openalex.org/I52354020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015164752"],"corresponding_institution_ids":["https://openalex.org/I52354020"],"apc_list":null,"apc_paid":null,"fwci":0.9102,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79020665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":"5","first_page":"311","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8608970642089844},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.8067678809165955},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6152386665344238},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5872158408164978},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5630274415016174},{"id":"https://openalex.org/keywords/backtracking","display_name":"Backtracking","score":0.5196776986122131},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.504890501499176},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4422198534011841},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4142317771911621},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4080798029899597},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3679351806640625},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3057975471019745},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10748407244682312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8608970642089844},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.8067678809165955},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6152386665344238},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5872158408164978},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5630274415016174},{"id":"https://openalex.org/C156884757","wikidata":"https://www.wikidata.org/wiki/Q798554","display_name":"Backtracking","level":2,"score":0.5196776986122131},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.504890501499176},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4422198534011841},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4142317771911621},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4080798029899597},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3679351806640625},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3057975471019745},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10748407244682312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","is_oa":false,"landing_page_url":"https://doi.org/10.1002/1096-9128(20000425)12:5<311::aid-cpe492>3.0.co;2-q","pdf_url":null,"source":{"id":"https://openalex.org/S4210209928","display_name":"Concurrency Practice and Experience","issn_l":"1040-3108","issn":["1040-3108","1096-9128"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Concurrency: Practice and Experience","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W26772505","https://openalex.org/W65116299","https://openalex.org/W1559215823","https://openalex.org/W1576893710","https://openalex.org/W1970390910","https://openalex.org/W1982647060","https://openalex.org/W1994131066","https://openalex.org/W2004351488","https://openalex.org/W2056509764","https://openalex.org/W2083783920","https://openalex.org/W2125029377","https://openalex.org/W2126693329","https://openalex.org/W2132465873","https://openalex.org/W2132744626","https://openalex.org/W2134578911","https://openalex.org/W2147760132","https://openalex.org/W2149107969","https://openalex.org/W2150621458","https://openalex.org/W2154934646","https://openalex.org/W2165529461","https://openalex.org/W2167214951","https://openalex.org/W2339500526","https://openalex.org/W3021735434","https://openalex.org/W4300281483","https://openalex.org/W6602675793","https://openalex.org/W6679180323","https://openalex.org/W6679269241","https://openalex.org/W6703727622"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W2116106296","https://openalex.org/W1985165680","https://openalex.org/W4245497162","https://openalex.org/W2353146130","https://openalex.org/W1990817968","https://openalex.org/W2150064838","https://openalex.org/W1933089384","https://openalex.org/W2185094550","https://openalex.org/W2088823210"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"three":[3],"parallel":[4,62],"procedures":[5,26,65,209],"implemented":[6],"in":[7,27,36,50,226],"a":[8,28,37,69,120,125,130,179,227],"shared-memory":[9],"multiprocessor":[10,29],"to":[11,45,135,157,167,191,194,212],"generate":[12,168],"the":[13,17,31,47,51,76,94,107,115,142,147,152,165,169,189,208,213],"patterns":[14],"that":[15,91,100],"allow":[16],"testing":[18],"of":[19,24,54,96,106,117,133,144,188],"digital":[20,80],"circuits.":[21],"The":[22,61,111,138,175,203],"implementation":[23],"these":[25],"uses":[30,178],"system":[32],"memory":[33,53],"better":[34,224],"than":[35,225],"distributed-memory":[38],"multicomputer,":[39,228],"since":[40],"it":[41,162],"is":[42,84],"not":[43],"necessary":[44],"store":[46],"circuit":[48,180,190],"structure":[49],"local":[52],"each":[55,136,155,195],"processor,":[56],"besides":[57],"other":[58,88],"common":[59],"structures.":[60],"test":[63,97,170],"generation":[64,98],"are":[66,201,210,232],"based":[67],"on":[68],"new":[70],"sequential":[71],"algorithm":[72,166],"which":[73,183],"mixes":[74],"both":[75],"Boolean":[77],"difference":[78],"and":[79,128],"spectral":[81],"techniques.":[82],"It":[83],"thus":[85],"different":[86],"from":[87,124,154],"methods":[89],"proposed":[90],"deal":[92],"with":[93,172],"parallelization":[95],"algorithms":[99],"carry":[101],"out":[102],"an":[103],"implicit":[104],"enumeration":[105],"input":[108],"pattern":[109,171],"space.":[110],"first":[112],"procedure":[113,122,140,177,182],"distributes":[114,141],"set":[116,143],"faults":[118,145],"using":[119],"backtracking":[121],"starting":[123],"primary":[126,160],"output":[127],"allocating":[129],"similar":[131,185],"number":[132],"lines":[134],"processor.":[137],"second":[139],"among":[146],"processors":[148,200,231],"taking":[149],"into":[150],"account":[151],"distance":[153],"line":[156],"its":[158],"nearest":[159],"output;":[161],"then":[163],"applies":[164],"some":[173],"modifications.":[174],"third":[176],"partitioning":[181],"allows":[184],"sized":[186],"parts":[187],"be":[192],"assigned":[193],"processor":[196],"while":[197],"communications":[198],"between":[199],"minimized.":[202],"experimental":[204],"results":[205],"obtained":[206],"when":[207],"applied":[211],"usual":[214],"benchmark":[215],"circuits":[216],"(the":[217],"ISCAS":[218],"set)":[219],"show":[220],"figures":[221],"for":[222],"speedup":[223],"although":[229],"fewer":[230],"used.":[233],"Copyright":[234],"\u00a9":[235],"2000":[236],"John":[237],"Wiley":[238],"&":[239],"Sons,":[240],"Ltd.":[241]},"counts_by_year":[],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}