{"id":"https://openalex.org/W2056546967","doi":"https://doi.org/10.1002/(sici)1520-684x(19991130)30:13<106::aid-scj11>3.0.co;2-4","title":"Microprocessor architecture utilizing redundant-binary operation","display_name":"Microprocessor architecture utilizing redundant-binary operation","publication_year":1999,"publication_date":"1999-11-30","ids":{"openalex":"https://openalex.org/W2056546967","doi":"https://doi.org/10.1002/(sici)1520-684x(19991130)30:13<106::aid-scj11>3.0.co;2-4","mag":"2056546967"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1520-684x(19991130)30:13<106::aid-scj11>3.0.co;2-4","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(19991130)30:13<106::aid-scj11>3.0.co;2-4","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112263774","display_name":"Takahiro Irita","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Irita","raw_affiliation_strings":["School of Engineering, University of Tokyo, Tokyo, Japan 113-8656"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Tokyo, Tokyo, Japan 113-8656","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075122783","display_name":"Takayuki Ogura","orcid":"https://orcid.org/0000-0002-2525-4985"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayuki Ogura","raw_affiliation_strings":["School of Engineering, University of Tokyo, Tokyo, Japan 113-8656"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Tokyo, Tokyo, Japan 113-8656","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033341458","display_name":"Minoru Fujishima","orcid":"https://orcid.org/0000-0002-6631-0904"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Minoru Fujishima","raw_affiliation_strings":["School of Engineering, University of Tokyo, Tokyo, Japan 113-8656"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Tokyo, Tokyo, Japan 113-8656","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5105273665","display_name":"Koichiro Hoh","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichiro Hoh","raw_affiliation_strings":["VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan 113-8656","VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan 113\u20108656"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan 113-8656","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, Japan 113\u20108656","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.6102,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7067413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":"13","first_page":"106","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8538471460342407},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.8053717613220215},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5077031850814819},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4959474503993988},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4917614758014679},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.490744948387146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48441416025161743},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46035975217819214},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.26410603523254395},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24238383769989014}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8538471460342407},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8053717613220215},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5077031850814819},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4959474503993988},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4917614758014679},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.490744948387146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48441416025161743},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46035975217819214},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.26410603523254395},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24238383769989014},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1520-684x(19991130)30:13<106::aid-scj11>3.0.co;2-4","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(19991130)30:13<106::aid-scj11>3.0.co;2-4","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1499323045","https://openalex.org/W1987565186","https://openalex.org/W2104559177","https://openalex.org/W2135925565","https://openalex.org/W2163629260","https://openalex.org/W6629914409"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2364343982","https://openalex.org/W2356172029","https://openalex.org/W4387712299","https://openalex.org/W1987313229","https://openalex.org/W2001393705","https://openalex.org/W2357771869"],"abstract_inverted_index":{"In":[0,31,96],"conventional":[1],"microprocessors,":[2],"add/subtract":[3,57],"instructions":[4,102,112,122,143],"require":[5],"longer":[6],"execution":[7,27,120],"times":[8],"than":[9],"logic/shift":[10],"operations,":[11],"caused":[12],"by":[13,127],"carry":[14],"propagation":[15],"delay.":[16],"Therefore,":[17],"the":[18,26,38,66,76,80,83,117],"cycle":[19],"time":[20,63,78],"is":[21,42,123],"not":[22],"fully":[23],"utilized":[24],"in":[25,60,113,129],"of":[28,65,79,86,121],"such":[29],"instructions.":[30],"this":[32,91,97,133],"article,":[33],"an":[34,45],"ALU":[35,54,92],"architecture":[36,46,93],"utilizing":[37],"redundant":[39,48],"binary":[40,49],"operations":[41,55],"proposed.":[43],"Such":[44],"admits":[47],"code":[50],"outputs,":[51],"and":[52,100,103],"all":[53],"including":[56],"are":[58,94,106,147],"executed":[59],"a":[61,87],"short":[62],"regardless":[64],"bit":[67],"width,":[68],"so":[69],"that":[70],"it":[71,135],"becomes":[72,136],"possible":[73,137],"to":[74,138],"shorten":[75],"stage":[77],"microprocessor.":[81],"Further,":[82],"specific":[84],"features":[85],"designed":[88],"microprocessor":[89],"using":[90],"investigated.":[95],"microprocessor,":[98],"fetch":[99],"decode":[101],"register":[104],"write-back":[105],"carried":[107,124],"out":[108,125],"as":[109],"two":[110,140],"parallel":[111],"two-way":[114],"superscalars.":[115],"On":[116],"other":[118],"hand,":[119],"one":[126,128],"double-clock-speed":[130],"pipelines.":[131],"Using":[132],"architecture,":[134],"execute":[139],"simultaneously":[141],"decoded":[142],"even":[144],"if":[145],"they":[146],"dependent":[148],"on":[149],"each":[150],"other.":[151],"\u00a91999":[152],"Scripta":[153],"Technica,":[154],"Syst":[155],"Comp":[156],"Jpn,":[157],"30(13):":[158],"106\u2013115,":[159],"1999":[160]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}