{"id":"https://openalex.org/W2057018828","doi":"https://doi.org/10.1002/(sici)1520-684x(199910)30:11<12::aid-scj2>3.0.co;2-m","title":"FPGA circuit optimization using block integration based on multiple output capability","display_name":"FPGA circuit optimization using block integration based on multiple output capability","publication_year":1999,"publication_date":"1999-10-01","ids":{"openalex":"https://openalex.org/W2057018828","doi":"https://doi.org/10.1002/(sici)1520-684x(199910)30:11<12::aid-scj2>3.0.co;2-m","mag":"2057018828"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1520-684x(199910)30:11<12::aid-scj2>3.0.co;2-m","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199910)30:11<12::aid-scj2>3.0.co;2-m","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052502137","display_name":"Takenori Kouda","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Takenori Kouda","raw_affiliation_strings":["Department of Information Science, Kyoto University, Kyoto, Japan 606-8501","Department of Information Science, Kyoto University, Kyoto, Japan 606\u20108501"],"affiliations":[{"raw_affiliation_string":"Department of Information Science, Kyoto University, Kyoto, Japan 606-8501","institution_ids":["https://openalex.org/I22299242"]},{"raw_affiliation_string":"Department of Information Science, Kyoto University, Kyoto, Japan 606\u20108501","institution_ids":["https://openalex.org/I22299242"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103702858","display_name":"Yahiko Kambayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I22299242","display_name":"Kyoto University","ror":"https://ror.org/02kpeqv85","country_code":"JP","type":"education","lineage":["https://openalex.org/I22299242"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yahiko Kambayashi","raw_affiliation_strings":["Department of Social Informatics, Kyoto University, Kyoto, Japan 606-8501"],"affiliations":[{"raw_affiliation_string":"Department of Social Informatics, Kyoto University, Kyoto, Japan 606-8501","institution_ids":["https://openalex.org/I22299242"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052502137"],"corresponding_institution_ids":["https://openalex.org/I22299242"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15269258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"30","issue":"11","first_page":"12","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7273315191268921},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6793580055236816},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6148195862770081},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5690593123435974},{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.5539690852165222},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.5523425936698914},{"id":"https://openalex.org/keywords/function-block-diagram","display_name":"Function block diagram","score":0.5382298231124878},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46723586320877075},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4318453073501587},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41867581009864807},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4182438850402832},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32466769218444824},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3168560862541199},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2793968617916107},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22849124670028687}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7273315191268921},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6793580055236816},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6148195862770081},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5690593123435974},{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.5539690852165222},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.5523425936698914},{"id":"https://openalex.org/C61505648","wikidata":"https://www.wikidata.org/wiki/Q625752","display_name":"Function block diagram","level":3,"score":0.5382298231124878},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46723586320877075},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4318453073501587},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41867581009864807},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4182438850402832},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32466769218444824},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3168560862541199},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2793968617916107},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22849124670028687},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1520-684x(199910)30:11<12::aid-scj2>3.0.co;2-m","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199910)30:11<12::aid-scj2>3.0.co;2-m","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1597088765","https://openalex.org/W1971219582","https://openalex.org/W2037931040","https://openalex.org/W2052067881","https://openalex.org/W2075380021","https://openalex.org/W2106290133","https://openalex.org/W2111626159","https://openalex.org/W2119627643","https://openalex.org/W2133491672","https://openalex.org/W2170345039","https://openalex.org/W6636128692","https://openalex.org/W6676817043","https://openalex.org/W6677874586","https://openalex.org/W6679879947","https://openalex.org/W6825854286"],"related_works":["https://openalex.org/W2128770757","https://openalex.org/W1989216432","https://openalex.org/W2127580684","https://openalex.org/W2135636985","https://openalex.org/W4308212532","https://openalex.org/W2182005210","https://openalex.org/W2151927748","https://openalex.org/W2039093878","https://openalex.org/W2049277024","https://openalex.org/W2157373461"],"abstract_inverted_index":{"In":[0,106],"this":[1],"paper,":[2],"we":[3,108,134,176,199],"propose":[4,109],"a":[5,53,66,180],"logic":[6,16,36],"optimization":[7],"technique":[8],"for":[9,74,186],"FPGAs":[10,19],"(Field":[11],"Programmable":[12],"Gate":[13],"Arrays).":[14],"Generally,":[15],"blocks":[17,50,153,231],"of":[18,26,40,59,101,144,160,163,167,183,215,230],"are":[20,69],"often":[21],"regarded":[22],"as":[23],"ones":[24],"each":[25],"which":[27,187],"can":[28,43,51,190],"realize":[29,44,52,127,158],"only":[30,96],"one":[31,45,78,120,155],"k-input":[32,54,129,170,184],"function.":[33,83,130],"Widely":[34],"used":[35,125],"blocks,":[37],"however,":[38],"consist":[39],"cells":[41],"that":[42,227],"h-input":[46,89,123,172,188],"function,":[47],"and":[48,119,171,203],"these":[49],"function":[55,118,124,173],"by":[56,77,221],"the":[57,70,99,110,128,161,216,228],"combination":[58],"cell":[60],"output":[61],"functions.":[62,90],"Due":[63],"to":[64,126,138,150,157,208,233],"such":[65],"structure,":[67],"there":[68],"following":[71,111],"two":[72,152],"cases":[73],"functions":[75,185,189,202],"realized":[76],"block.":[79],"(a)":[80],"One":[81,114],"k(>h)-input":[82],"(b)":[84,102],"Two":[85],"(or":[86,121],"more)":[87,122],"independent":[88],"Almost":[91],"all":[92],"CAD":[93],"tools":[94],"use":[95,100,132,200],"(a).":[97],"Recently,":[98],"has":[103],"been":[104],"reported.":[105],"addition,":[107],"case.":[112],"(c)":[113],"k":[115],"(>":[116],"h)-input":[117],"To":[131,194],"(c),":[133],"will":[135,177],"develop":[136],"procedures":[137,206],"produce":[139],"circuits":[140],"with":[141],"reduced":[142,239],"numbers":[143],"FPGA":[145],"blocks.":[146,164],"Our":[147],"method":[148],"tries":[149],"merge":[151],"into":[154],"block":[156,197],"reduction":[159],"number":[162,229],"As":[165],"realization":[166],"mutually":[168],"related":[169,232],"is":[174,219,237],"time-consuming,":[175],"focus":[178],"on":[179,240],"special":[181],"class":[182],"be":[191],"specified":[192],"arbitrary.":[193],"achieve":[195],"further":[196],"integration,":[198],"permissible":[201],"error":[204],"compensation":[205],"due":[207],"their":[209],"powerful":[210],"conversion":[211],"capability.":[212],"The":[213],"effectiveness":[214],"proposed":[217],"methods":[218],"shown":[220],"MCNC":[222],"benchmarks.":[223],"Experimental":[224],"results":[225],"show":[226],"chip":[234],"area":[235],"closely":[236],"37%":[238],"average.":[241],"\u00a9":[242],"1999":[243,251],"Scripta":[244],"Technica,":[245],"Syst":[246],"Comp":[247],"Jpn,":[248],"30(11):":[249],"12\u201321,":[250]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}