{"id":"https://openalex.org/W2078044802","doi":"https://doi.org/10.1002/(sici)1520-684x(199810)29:11<48::aid-scj6>3.0.co;2-1","title":"Design and evaluation of a digit-parallel multiple-valued content-addressable memory","display_name":"Design and evaluation of a digit-parallel multiple-valued content-addressable memory","publication_year":1998,"publication_date":"1998-10-01","ids":{"openalex":"https://openalex.org/W2078044802","doi":"https://doi.org/10.1002/(sici)1520-684x(199810)29:11<48::aid-scj6>3.0.co;2-1","mag":"2078044802"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1520-684x(199810)29:11<48::aid-scj6>3.0.co;2-1","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199810)29:11<48::aid-scj6>3.0.co;2-1","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro Hanyu","raw_affiliation_strings":["Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University, Sendai, Japan 980-8579"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University, Sendai, Japan 980-8579","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023303526","display_name":"Kaname Teranishi","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kaname Teranishi","raw_affiliation_strings":["Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University, Sendai, Japan 980-8579"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University, Sendai, Japan 980-8579","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037191455","display_name":"Michitaka Kameyama","orcid":"https://orcid.org/0000-0002-4245-9907"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Michitaka Kameyama","raw_affiliation_strings":["Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University, Sendai, Japan 980-8579"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer and Mathematical Sciences, Graduate School of Information Sciences, Tohoku University, Sendai, Japan 980-8579","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16251867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"29","issue":"11","first_page":"48","last_page":"54"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9751999974250793,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9343000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6878616213798523},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5778131484985352},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.5607948303222656},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5313786864280701},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4895056486129761},{"id":"https://openalex.org/keywords/numerical-digit","display_name":"Numerical digit","score":0.4590081572532654},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43668726086616516},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41484004259109497},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.4127691388130188},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19619899988174438},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17915266752243042},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1056998074054718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0963500440120697}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6878616213798523},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5778131484985352},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.5607948303222656},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5313786864280701},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4895056486129761},{"id":"https://openalex.org/C94957134","wikidata":"https://www.wikidata.org/wiki/Q82990","display_name":"Numerical digit","level":2,"score":0.4590081572532654},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43668726086616516},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41484004259109497},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.4127691388130188},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19619899988174438},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17915266752243042},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1056998074054718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0963500440120697},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1520-684x(199810)29:11<48::aid-scj6>3.0.co;2-1","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199810)29:11<48::aid-scj6>3.0.co;2-1","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2035087559","https://openalex.org/W2068362367","https://openalex.org/W2130527930","https://openalex.org/W2130622795","https://openalex.org/W2155635853","https://openalex.org/W3153268650","https://openalex.org/W4238541897","https://openalex.org/W4244379140","https://openalex.org/W6793332125"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W1972415042","https://openalex.org/W4366783034","https://openalex.org/W2005410346","https://openalex.org/W3004219868","https://openalex.org/W4313221225","https://openalex.org/W2090853787","https://openalex.org/W4249399111","https://openalex.org/W2131256658","https://openalex.org/W4245042232"],"abstract_inverted_index":{"Local":[0],"and":[1,8,21,56,183],"parallel":[2],"communications":[3],"between":[4],"a":[5,9,34,45,74,82,91,117,134,136,163,179,184],"memory":[6],"element":[7],"logic":[10,112],"circuit":[11,40,113,139],"are":[12,59],"important":[13],"advantages":[14],"of":[15,64,73,98,130],"content-addressable":[16],"memories":[17],"(CAMs)":[18],"whose":[19,38],"density":[20,55],"performance":[22,58],"must":[23],"be":[24,68,125,144],"increased":[25],"in":[26,94,157],"various":[27],"applications.":[28],"The":[29],"authors":[30],"have":[31],"already":[32],"proposed":[33,88,171],"high-density":[35],"multiple-valued":[36,85,173,186],"CAM":[37,86,104,137,174,182],"cell":[39],"is":[41,87,106,155,175],"designed":[42,126,145],"with":[43,121,140,146],"only":[44,107],"single":[46],"floating-gate":[47,150],"MOS":[48,151],"transistor.":[49],"In":[50,79],"this":[51,80],"CAM,":[52],"both":[53],"high":[54,57],"achieved":[60],"because":[61],"the":[62,96,99,103,110,170],"number":[63,97],"access":[65,100],"steps":[66,101],"can":[67,124,143],"reduced":[69],"to":[70,89,102,115,178],"half":[71],"that":[72,161],"corresponding":[75],"bit-serial":[76],"binary":[77,181],"CAM.":[78,187],"paper,":[81],"new":[83],"high-performance":[84],"perform":[90,116],"digit-parallel":[92,172],"operation,":[93],"which":[95],"cells":[105],"one.":[108],"Moreover,":[109],"multistage":[111],"used":[114],"one-word":[118,138],"magnitude":[119],"comparison":[120],"n":[122,141],"digits":[123,142],"by":[127],"serial-parallel":[128],"connection":[129],"one-digit":[131],"comparators.":[132],"As":[133],"result,":[135],"(2n":[147],"\u2212":[148],"1)":[149],"transistors.":[152],"Finally,":[153],"it":[154],"demonstrated":[156],"an":[158],"HSPICE":[159],"simulation":[160],"under":[162],"0.8":[164],"mm":[165],"standard":[166],"EEPROM":[167],"design":[168],"rule,":[169],"much":[176],"superior":[177],"conventional":[180],"digit-serial":[185],"\u00a9":[188],"1998":[189,197],"Scripta":[190],"Technica,":[191],"Syst":[192],"Comp":[193],"Jpn,":[194],"29(11):":[195],"48\u201354,":[196]},"counts_by_year":[],"updated_date":"2026-06-23T06:36:01.041984","created_date":"2025-10-10T00:00:00"}