{"id":"https://openalex.org/W2086442405","doi":"https://doi.org/10.1002/(sici)1520-684x(199710)28:11<11::aid-scj2>3.0.co;2-n","title":"A sequential circuit structure with combinational test generation complexity and its application","display_name":"A sequential circuit structure with combinational test generation complexity and its application","publication_year":1997,"publication_date":"1997-10-01","ids":{"openalex":"https://openalex.org/W2086442405","doi":"https://doi.org/10.1002/(sici)1520-684x(199710)28:11<11::aid-scj2>3.0.co;2-n","mag":"2086442405"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1520-684x(199710)28:11<11::aid-scj2>3.0.co;2-n","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199710)28:11<11::aid-scj2>3.0.co;2-n","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111955990","display_name":"Hideo Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hideo Fujiwara","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630-01","Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630\u201001"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630-01","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630\u201001","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022717526","display_name":"Satoshi Ohtake","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Ohtake","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630-01","Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630\u201001"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630-01","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630\u201001","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038461602","display_name":"Tomoya Takasaki","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoya Takasaki","raw_affiliation_strings":["Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630-01","Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630\u201001"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630-01","institution_ids":["https://openalex.org/I75917431"]},{"raw_affiliation_string":"Graduate School of Information Science, Nara Institute of Science and Technology, Ikoma, Japan 630\u201001","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111955990"],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.3625,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.67833876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"11","first_page":"11","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.8192164897918701},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7295596599578857},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6560501456260681},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.6331830024719238},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5477270483970642},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5434122681617737},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5402336716651917},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48053914308547974},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.45031383633613586},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.33392563462257385},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29148560762405396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08574244379997253}],"concepts":[{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.8192164897918701},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7295596599578857},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6560501456260681},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.6331830024719238},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5477270483970642},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5434122681617737},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5402336716651917},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48053914308547974},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.45031383633613586},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.33392563462257385},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29148560762405396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08574244379997253},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1520-684x(199710)28:11<11::aid-scj2>3.0.co;2-n","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199710)28:11<11::aid-scj2>3.0.co;2-n","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1982070750","https://openalex.org/W2087656024","https://openalex.org/W2135129887","https://openalex.org/W2160162958","https://openalex.org/W2170963378","https://openalex.org/W4302084786"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W1579528621","https://openalex.org/W2151694129","https://openalex.org/W2132684947","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2141941412"],"abstract_inverted_index":{"If,":[0],"upon":[1],"substituting":[2],"signal":[3],"lines":[4],"for":[5,16,29,203,206,216],"all":[6],"flip-flops":[7],"in":[8,222],"a":[9,30,39,62],"sequential":[10,18,37,40,71,107,124,223],"circuit,":[11,32],"the":[12,24,77,142,184,190,210,218],"test":[13,27,43,47,117,121,134,138,196,200,219],"generation":[14,28,44,48,122,135,139,197,201,220],"problem":[15,25],"this":[17,36,57],"circuit":[19,38,41,78],"can":[20,73,153],"be":[21,74,154],"reduced":[22],"to":[23,106],"of":[26,84,90,97,109,126,189],"combinational":[31,46,120,137,199],"one":[33],"may":[34],"call":[35],"allowing":[42,163,170,178],"with":[45,119,136,198],"complexity.":[49,140],"For":[50],"example,":[51],"balanced":[52,68,92,98,128,131,174,181,192],"structures":[53,193],"are":[54],"characterized":[55],"by":[56,76,156],"feature.":[58],"The":[59,70],"authors":[60,185],"introduce":[61],"new":[63,211],"wider":[64],"class":[65],"called":[66],"internally":[67,91,127,173,191],"structures.":[69],"circuits":[72,83,89,96,108,125],"classified":[75],"structure":[79,129,132],"as":[80,104,160,165,172,180],"follows:":[81,161],"{sequential":[82,88,95],"acyclic":[85,110,166],"structure}":[86,93,167,175],"\u2283":[87,94,176],"structure}.":[99,182],"It":[100],"is":[101,146],"shown":[102,147],"that,":[103],"opposed":[105],"structure,":[111],"which":[112,194],"do":[113],"not":[114],"necessarily":[115],"allow":[116,133,195],"generations":[118],"complexity,":[123],"and":[130,215],"On":[141],"other":[143],"hand,":[144],"it":[145],"that":[148],"finite":[149],"state":[150],"machines":[151],"(FSM)":[152],"grouped":[155],"their":[157],"realization":[158,164,171,179],"possibility":[159],"{FSM":[162,169,177],"=":[168],"Finally,":[183],"discuss":[186],"using":[187],"features":[188],"complexity":[202],"implementing":[204],"designs":[205],"testability":[207],"based":[208],"on":[209],"partial":[212],"scan":[213],"approach,":[214],"reducing":[217],"time":[221],"circuits.":[224],"\u00a9":[225],"1998":[226],"Scripta":[227],"Technica,":[228],"Syst":[229],"Comp":[230],"Jpn,":[231],"28(11):":[232],"11\u201321,":[233],"1997":[234]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}