{"id":"https://openalex.org/W1965727674","doi":"https://doi.org/10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","title":"Verification of asynchronous logic circuit design using process algebra","display_name":"Verification of asynchronous logic circuit design using process algebra","publication_year":1997,"publication_date":"1997-08-01","ids":{"openalex":"https://openalex.org/W1965727674","doi":"https://doi.org/10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","mag":"1965727674"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109357349","display_name":"Tomohiro Yoneda","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomohiro Yoneda","raw_affiliation_strings":["Department of Computer Science, Tokyo Institute of Technology, Tokyo, Japan 152"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tokyo Institute of Technology, Tokyo, Japan 152","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022164727","display_name":"Atsufumi Shibayama","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsufumi Shibayama","raw_affiliation_strings":["Department of Computer Science, Tokyo Institute of Technology, Tokyo, Japan 152"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tokyo Institute of Technology, Tokyo, Japan 152","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073211567","display_name":"Takashi Nanya","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Nanya","raw_affiliation_strings":["Research Center for Advanced Science and Technology, The University of Tokyo, Tokyo, Japan 153"],"affiliations":[{"raw_affiliation_string":"Research Center for Advanced Science and Technology, The University of Tokyo, Tokyo, Japan 153","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109357349"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09439893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"8","first_page":"33","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8291642665863037},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.804512619972229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7889243364334106},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.7481951117515564},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6810928583145142},{"id":"https://openalex.org/keywords/liveness","display_name":"Liveness","score":0.6608960032463074},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5347579717636108},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5159578919410706},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45558154582977295},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4445141553878784},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4443111717700958},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4261704683303833},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.38376060128211975},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3659975826740265},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3427122235298157},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.27298271656036377},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23657923936843872},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.12300747632980347},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0857040286064148},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07001456618309021}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8291642665863037},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.804512619972229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7889243364334106},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.7481951117515564},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6810928583145142},{"id":"https://openalex.org/C15569618","wikidata":"https://www.wikidata.org/wiki/Q3561421","display_name":"Liveness","level":2,"score":0.6608960032463074},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5347579717636108},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5159578919410706},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45558154582977295},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4445141553878784},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4443111717700958},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4261704683303833},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.38376060128211975},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3659975826740265},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3427122235298157},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.27298271656036377},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23657923936843872},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.12300747632980347},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0857040286064148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07001456618309021},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(199708)28:8<33::aid-scj5>3.0.co;2-m","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W258022877","https://openalex.org/W1484851744","https://openalex.org/W1861370427","https://openalex.org/W2106387547","https://openalex.org/W2111125619","https://openalex.org/W2131600432","https://openalex.org/W2136920408","https://openalex.org/W2552057553","https://openalex.org/W2589217375","https://openalex.org/W2597881196","https://openalex.org/W4212852126"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W2384756109","https://openalex.org/W4312516786","https://openalex.org/W2237508561","https://openalex.org/W1993985975","https://openalex.org/W142020038","https://openalex.org/W803506773","https://openalex.org/W2078264798","https://openalex.org/W1671389381","https://openalex.org/W2184151347"],"abstract_inverted_index":{"Asynchronous":[0],"circuits":[1,24,57],"are":[2,25,102,106],"attracting":[3],"attention":[4],"because":[5],"they":[6],"can":[7],"provide":[8],"solutions":[9],"to":[10,51,86,122],"clock-skew":[11],"and":[12,31,71,77,109],"power":[13],"dissipation":[14],"problems":[15],"of":[16,55,81,94,99,128],"synchronous":[17,29],"circuits.":[18,129],"On":[19],"the":[20,40,52,68,79,82,87,91,104,111,124],"other":[21],"hand,":[22],"asynchronous":[23,41,56,69],"more":[26],"complex":[27],"than":[28],"circuits,":[30],"so":[32],"formal":[33,53],"verification":[34,54],"becomes":[35],"an":[36,49],"essential":[37],"step":[38],"in":[39],"circuit":[42,70,83],"design.":[43],"In":[44,62],"this":[45,100],"paper,":[46],"we":[47,65,117],"propose":[48,118],"approach":[50,101],"based":[58],"on":[59],"process":[60,75],"algebra.":[61],"our":[63],"approach,":[64],"describe":[66],"both":[67],"its":[72],"specification":[73,88],"using":[74],"expressions,":[76],"check":[78,123],"correctness":[80],"with":[84],"respect":[85],"by":[89],"constructing":[90],"parallel":[92],"composition":[93],"those":[95],"processes.":[96],"The":[97],"advantages":[98],"that":[103,110],"descriptions":[105],"easily":[107],"readable":[108],"method":[112],"is":[113],"fully":[114],"automatic.":[115],"Further,":[116],"a":[119],"simple":[120],"algorithm":[121],"restricted":[125],"liveness":[126],"properties":[127],"\u00a9":[130],"1997":[131,140],"Scripta":[132],"Technica,":[133],"Inc.":[134],"Syst":[135],"Comp":[136],"Jpn,":[137],"28(8):":[138],"33\u201343,":[139]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}