{"id":"https://openalex.org/W2004530195","doi":"https://doi.org/10.1002/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","title":"A diagnosis method for single logic design errors in gate-level combinational circuits","display_name":"A diagnosis method for single logic design errors in gate-level combinational circuits","publication_year":1997,"publication_date":"1997-06-15","ids":{"openalex":"https://openalex.org/W2004530195","doi":"https://doi.org/10.1002/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","mag":"2004530195"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008145639","display_name":"Atsushi Yoshikawa","orcid":"https://orcid.org/0000-0001-7020-5085"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Atsushi Yoshikawa","raw_affiliation_strings":["Microelectronics Research Laboratories, NEC Corporation, Kanagawa, Japan 229-11"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratories, NEC Corporation, Kanagawa, Japan 229-11","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109872072","display_name":"Seiji Kajihara","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Seiji Kajihara","raw_affiliation_strings":["Department of Computer Sciences and Electronics, Kyushu Institute of Technology, Iizuka, Japan 820"],"affiliations":[{"raw_affiliation_string":"Department of Computer Sciences and Electronics, Kyushu Institute of Technology, Iizuka, Japan 820","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070530869","display_name":"Masahiro Numa","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Numa","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Kobe University, Kobe, Japan 657"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Kobe University, Kobe, Japan 657","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111554225","display_name":"Kozo Kinoshita","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kozo Kinoshita","raw_affiliation_strings":["Department of Applied Physics, Osaka University, Suita, Japan 565"],"affiliations":[{"raw_affiliation_string":"Department of Applied Physics, Osaka University, Suita, Japan 565","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008145639"],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10912052,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"6","first_page":"30","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8526685237884521},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6062442064285278},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5786628127098083},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5207350254058838},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5160500407218933},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4838660955429077},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4514642059803009},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4340205788612366},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4324912428855896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12495487928390503}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8526685237884521},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6062442064285278},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5786628127098083},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5207350254058838},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5160500407218933},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4838660955429077},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4514642059803009},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4340205788612366},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4324912428855896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12495487928390503},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1520-684x(19970615)28:6<30::aid-scj4>3.0.co;2-n","pdf_url":null,"source":{"id":"https://openalex.org/S58208175","display_name":"Systems and Computers in Japan","issn_l":"0882-1666","issn":["0882-1666","1520-684X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Systems and Computers in Japan","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2080267935","https://openalex.org/W2088397381","https://openalex.org/W2107944635","https://openalex.org/W2109103805","https://openalex.org/W2120371405","https://openalex.org/W2126693329","https://openalex.org/W2127735256","https://openalex.org/W2144058903","https://openalex.org/W2144739191","https://openalex.org/W2153104856","https://openalex.org/W2158700057","https://openalex.org/W4245450710","https://openalex.org/W4251661695","https://openalex.org/W4255713503"],"related_works":["https://openalex.org/W1556970628","https://openalex.org/W2110968362","https://openalex.org/W2169337913","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2112955501","https://openalex.org/W1966764473","https://openalex.org/W2146663621","https://openalex.org/W2059422871"],"abstract_inverted_index":{"This":[0,30],"paper":[1],"proposes":[2],"a":[3],"method":[4,32,102,122,146],"for":[5,42,49,110,123,138,149],"diagnosing":[6],"logic":[7,57,66],"design":[8,23,61,83,125,151],"errors":[9,62,126],"in":[10,127],"gate-level":[11],"combinational":[12],"circuits,":[13],"and":[14,46,72],"discusses":[15],"how":[16,79],"to":[17,60,80,95],"correct":[18,81],"them.":[19],"Some":[20],"previously":[21],"proposed":[22,145],"error":[24],"models":[25],"are":[26,63],"explained":[27],"at":[28],"gate-level.":[29],"diagnosis":[31,48,87,99,121],"includes":[33],"the":[34,82,105,131,144],"vector":[35,54,89,132],"pair":[36,55,90,133],"analysis":[37,91,106],"that":[38,143],"has":[39],"been":[40],"developed":[41],"test":[43],"pattern":[44],"generation":[45],"fault":[47],"multiple":[50],"stuck-at":[51,70],"faults.":[52],"In":[53],"analysis,":[56],"values":[58,67,109],"due":[59],"regarded":[64],"as":[65],"caused":[68],"by":[69,130],"faults":[71],"its":[73],"results":[74,137],"give":[75],"some":[76],"information":[77],"on":[78,104],"errors.":[84,152],"However,":[85],"since":[86],"using":[88],"cannot":[92],"be":[93],"applied":[94],"missing":[96],"lines,":[97],"their":[98],"uses":[100],"another":[101,120],"based":[103],"of":[107],"controlling":[108],"input":[111],"vectors":[112],"with":[113],"incorrect":[114],"output":[115],"responses.":[116],"We":[117],"also":[118],"propose":[119],"locating":[124],"smaller":[128],"areas,":[129],"analysis.":[134],"The":[135],"experimental":[136],"ISCAS'85":[139],"benchmark":[140],"circuits":[141],"show":[142],"is":[147],"effective":[148],"single":[150],"\u00a9":[153],"1997":[154,163],"Scripta":[155],"Technica,":[156],"Inc.":[157],"Syst":[158],"Comp":[159],"Jpn,":[160],"28(6):":[161],"30\u201339,":[162]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}