{"id":"https://openalex.org/W4254249504","doi":"https://doi.org/10.1002/(sici)1097-024x(199801)28:1<99::aid-spe143>3.0.co;2-y","title":"Memory optimization in function and set manipulation with BDDs","display_name":"Memory optimization in function and set manipulation with BDDs","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W4254249504","doi":"https://doi.org/10.1002/(sici)1097-024x(199801)28:1<99::aid-spe143>3.0.co;2-y"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1097-024x(199801)28:1<99::aid-spe143>3.0.co;2-y","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1097-024x(199801)28:1<99::aid-spe143>3.0.co;2-y","pdf_url":null,"source":{"id":"https://openalex.org/S122199241","display_name":"Software Practice and Experience","issn_l":"0038-0644","issn":["0038-0644","1097-024X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Software: Practice and Experience","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074118892","display_name":"G Cabodi","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G Cabodi","raw_affiliation_strings":["Politecnico di Torino, Dipartimento di Automatica e Informatica, Corso Duca degli Abruzzi 24,I-10129, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica e Informatica, Corso Duca degli Abruzzi 24,I-10129, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023997315","display_name":"Stefano Quer","orcid":"https://orcid.org/0000-0001-6835-8277"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S Quer","raw_affiliation_strings":["Politecnico di Torino, Dipartimento di Automatica e Informatica, Corso Duca degli Abruzzi 24,I-10129, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica e Informatica, Corso Duca degli Abruzzi 24,I-10129, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026747657","display_name":"P Camurati","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P Camurati","raw_affiliation_strings":["Universita Binary Decision Diagrams (BDDs) are the state-of-the-art technique Via delle Scienze 206, I-33100, Udine, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita Binary Decision Diagrams (BDDs) are the state-of-the-art technique Via delle Scienze 206, I-33100, Udine, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5074118892"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":4220,"currency":"USD","value_usd":4220},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.59416058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"1","first_page":"99","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7878271341323853},{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.7390904426574707},{"id":"https://openalex.org/keywords/reachability","display_name":"Reachability","score":0.5891342759132385},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5172824859619141},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.47310519218444824},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.4474385976791382},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4444272518157959},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.44435733556747437},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44431376457214355},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40842491388320923},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.3847696781158447},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3497934341430664},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34913843870162964},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23886975646018982},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17088589072227478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16798263788223267}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7878271341323853},{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.7390904426574707},{"id":"https://openalex.org/C136643341","wikidata":"https://www.wikidata.org/wiki/Q1361526","display_name":"Reachability","level":2,"score":0.5891342759132385},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5172824859619141},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.47310519218444824},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.4474385976791382},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4444272518157959},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.44435733556747437},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44431376457214355},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40842491388320923},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.3847696781158447},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3497934341430664},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34913843870162964},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23886975646018982},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17088589072227478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16798263788223267},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1097-024x(199801)28:1<99::aid-spe143>3.0.co;2-y","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1097-024x(199801)28:1<99::aid-spe143>3.0.co;2-y","pdf_url":null,"source":{"id":"https://openalex.org/S122199241","display_name":"Software Practice and Experience","issn_l":"0038-0644","issn":["0038-0644","1097-024X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Software: Practice and Experience","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2127267268","https://openalex.org/W2156446763","https://openalex.org/W2136512912","https://openalex.org/W2067910792","https://openalex.org/W2150194458","https://openalex.org/W2143461633","https://openalex.org/W2889071233","https://openalex.org/W4321471459","https://openalex.org/W4221156924","https://openalex.org/W2380814829"],"abstract_inverted_index":{"Binary":[0],"Decision":[1],"Diagrams":[2],"(BDDs)":[3],"are":[4,58,131],"the":[5,30,46,69,72,135,144,147,182,201,211],"state-of-the-art":[6],"technique":[7,148],"for":[8,17,50,82,99,104,186],"many":[9,27],"synthesis,":[10],"verification":[11],"and":[12,55,119,159,163,209],"testing":[13],"problems":[14,197],"in":[15,26,97,181],"CAD":[16,98,185],"VLSI.":[18,100],"Many":[19],"researchers":[20],"proposed":[21],"optimized":[22],"BDD\u2014based":[23,87],"representations,":[24],"but":[25],"complex":[28],"applications":[29],"(working)":[31],"memory":[32,39,56],"required":[33],"is":[34,40,53,107,151,192],"still":[35],"too":[36],"much.":[37],"Virtual":[38],"no":[41],"alternative":[42],"solution,":[43],"because":[44],"if":[45],"working":[47,204],"set":[48],"size":[49],"a":[51,77,83,128,154],"program":[52],"large":[54,62,90,139],"accesses":[57],"random,":[59],"an":[60,93,121],"extremely":[61],"number":[63],"of":[64,71,89,111,124,138,156,168,184,203],"page":[65,207],"faults":[66],"significantly":[67],"modifies":[68],"performance":[70],"software.":[73],"This":[74],"paper":[75],"proposes":[76],"solution":[78],"to":[79,133,153],"this":[80,190],"problem":[81],"specific":[84],"application,":[85],"namely":[86],"exploration":[88],"state":[91,112,136],"spaces,":[92],"issue":[94],"often":[95],"found":[96],"Our":[101],"\u2018divide\u2014and\u2014conquer\u2019":[102],"approach":[103,191],"reachability":[105],"analysis":[106],"based":[108],"on":[109,120,174,195],"decomposition":[110,199],"sets":[113],"carried":[114],"out":[115],"at":[116],"different":[117],"levels":[118],"effective":[122,194],"use":[123],"mass":[125],"memory.":[126],"As":[127],"result,":[129],"we":[130,149],"able":[132],"explore":[134],"space":[137],"Finite":[140],"State":[141],"Machines.":[142],"At":[143],"same":[145],"time,":[146],"develop":[150],"orthogonal":[152],"variety":[155],"symbolic":[157],"techniques":[158],"graph":[160],"manipulation":[161],"procedures":[162],"it":[164],"allows":[165],"reducing":[166],"complexity":[167],"very":[169],"common":[170],"operations.":[171],"Experimental":[172],"results,":[173],"well":[175],"known":[176],"synchronous":[177],"benchmarks":[178],"usually":[179],"used":[180],"field":[183],"VLSI,":[187],"show":[188],"that":[189],"particularly":[193],"larger":[196],"as":[198],"decreases":[200],"amount":[202],"memory,":[205],"avoids":[206],"faulting":[208],"makes":[210],"overall":[212],"process":[213],"more":[214],"efficient.":[215],"\u00a9":[216],"1998":[217],"John":[218],"Wiley":[219],"&":[220],"Sons,":[221],"Ltd.":[222]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}
