{"id":"https://openalex.org/W2078609058","doi":"https://doi.org/10.1002/(sici)1097-007x(199805/06)26:3<253::aid-cta8>3.0.co;2-a","title":"Direct analysis and synthesis of multiphase switched-current networks using signal-flow graphs","display_name":"Direct analysis and synthesis of multiphase switched-current networks using signal-flow graphs","publication_year":1998,"publication_date":"1998-05-01","ids":{"openalex":"https://openalex.org/W2078609058","doi":"https://doi.org/10.1002/(sici)1097-007x(199805/06)26:3<253::aid-cta8>3.0.co;2-a","mag":"2078609058"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1097-007x(199805/06)26:3<253::aid-cta8>3.0.co;2-a","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1097-007x(199805/06)26:3<253::aid-cta8>3.0.co;2-a","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041592593","display_name":"M. Helfenstein","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Markus Helfenstein","raw_affiliation_strings":["ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH-Zentrum, CH-8092 Zurich, Switzerland","ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH\u2010Zentrum, CH\u20108092 Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH-Zentrum, CH-8092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH\u2010Zentrum, CH\u20108092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074774342","display_name":"Arnold Muralt","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Arnold Muralt","raw_affiliation_strings":["ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH-Zentrum, CH-8092 Zurich, Switzerland","ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH\u2010Zentrum, CH\u20108092 Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH-Zentrum, CH-8092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH\u2010Zentrum, CH\u20108092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017200623","display_name":"G.S. Moschytz","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"George S. Moschytz","raw_affiliation_strings":["ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH-Zentrum, CH-8092 Zurich, Switzerland","ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH\u2010Zentrum, CH\u20108092 Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH-Zentrum, CH-8092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"ETH Zurich, Institute for Signal and Information Processing, ETF D 102, ETH\u2010Zentrum, CH\u20108092 Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041592593"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":0.3952,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6343674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":"3","first_page":"253","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.7141479849815369},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6898698806762695},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.5678142309188843},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.5639805197715759},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5034052729606628},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4976702034473419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4893164336681366},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43483835458755493},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.41564103960990906},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36092934012413025},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.32320505380630493},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2128084897994995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2070084810256958},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20434454083442688},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13015276193618774}],"concepts":[{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.7141479849815369},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6898698806762695},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.5678142309188843},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.5639805197715759},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5034052729606628},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4976702034473419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4893164336681366},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43483835458755493},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.41564103960990906},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36092934012413025},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.32320505380630493},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2128084897994995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2070084810256958},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20434454083442688},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13015276193618774}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1097-007x(199805/06)26:3<253::aid-cta8>3.0.co;2-a","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1097-007x(199805/06)26:3<253::aid-cta8>3.0.co;2-a","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2106726468","https://openalex.org/W3023045184","https://openalex.org/W1990854414","https://openalex.org/W2073972886","https://openalex.org/W2074830049","https://openalex.org/W2119412012","https://openalex.org/W2111430591","https://openalex.org/W3007759644","https://openalex.org/W2078276831","https://openalex.org/W2477724658"],"abstract_inverted_index":{"A":[0],"by-inspection":[1],"analysis":[2,35],"and":[3,26,36,40,60,68,109,155],"synthesis":[4,121],"method":[5,28,92,113],"for":[6,32,119],"multiphase":[7],"switched-current":[8],"(SI)":[9],"circuits":[10,43,61,152],"using":[11],"signal-flow":[12],"graph":[13],"(SFG)":[14],"techniques":[15],"is":[16,20,29,94,114,127],"presented.":[17],"The":[18,112],"SFG":[19],"derived":[21],"on":[22],"the":[23,27,33,57,65,71,75,90,120],"transistor":[24],"level":[25],"primarily":[30],"useful":[31,117],"hand":[34],"design":[37],"of":[38,50,105,122,149],"small":[39],"medium-size":[41],"SI":[42,45,53,124,142],"(e.g.":[44],"filters,":[46],"decimators,":[47],"interpolators).":[48],"Tables":[49],"commonly":[51],"used":[52],"circuits,":[54],"in":[55],"which":[56],"corresponding":[58,146],"SFGs":[59],"are":[62,87,153,161],"given,":[63],"make":[64],"derivation":[66],"easy":[67],"fast.":[69],"From":[70],"SFGs,":[72],"not":[73],"only":[74],"overall":[76],"discrete-time":[77],"transfer":[78],"function,":[79],"but":[80],"also":[81,115],"those":[82],"in-between":[83],"individual":[84],"switching":[85],"phases,":[86],"obtainable.":[88],"With":[89],"proposed":[91],"it":[93],"straightforward":[95],"to":[96],"include":[97],"non-ideal":[98],"effects,":[99],"such":[100],"as":[101],"finite":[102],"output":[103],"resistance":[104],"MOS":[106],"transistors,":[107],"clock-feedthrough":[108],"settling":[110],"error.":[111],"a":[116,140,145],"tool":[118],"new":[123,157],"circuits.":[125],"It":[126],"shown":[128],"that":[129],"every":[130],"low-sensitivity":[131,141],"switched-capacitor":[132],"(SC)":[133],"circuit":[134,143],"can":[135],"be":[136],"mapped":[137],"directly":[138],"into":[139],"with":[144],"topology.":[147],"Examples":[148],"transformed":[150],"SC":[151],"given":[154],"two":[156],"double":[158],"sampling":[159],"integrators":[160],"introduced.":[162],"\u00a9":[163],"1998":[164],"John":[165],"Wiley":[166],"&":[167],"Sons,":[168],"Ltd.":[169]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}