{"id":"https://openalex.org/W1987917679","doi":"https://doi.org/10.1002/(sici)1097-007x(199607/08)24:4<489::aid-cta930>3.0.co;2-f","title":"A global approach to the design of discrete-time cellular neural networks for associative memories","display_name":"A global approach to the design of discrete-time cellular neural networks for associative memories","publication_year":1996,"publication_date":"1996-07-01","ids":{"openalex":"https://openalex.org/W1987917679","doi":"https://doi.org/10.1002/(sici)1097-007x(199607/08)24:4<489::aid-cta930>3.0.co;2-f","mag":"1987917679"},"language":"en","primary_location":{"id":"doi:10.1002/(sici)1097-007x(199607/08)24:4<489::aid-cta930>3.0.co;2-f","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1097-007x(199607/08)24:4<489::aid-cta930>3.0.co;2-f","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064180729","display_name":"M. Brucoli","orcid":null},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Michele Brucoli","raw_affiliation_strings":["Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona 4, I-70125 Bari, Italy","Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona, 4 I-70125, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona 4, I-70125 Bari, Italy","institution_ids":["https://openalex.org/I68618741"]},{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona, 4 I-70125, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067482166","display_name":"Leonarda Carnimeo","orcid":"https://orcid.org/0000-0003-0319-3680"},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Leonarda Carnimeo","raw_affiliation_strings":["Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona 4, I-70125 Bari, Italy","Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona, 4 I-70125, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona 4, I-70125 Bari, Italy","institution_ids":["https://openalex.org/I68618741"]},{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona, 4 I-70125, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055199720","display_name":"Giuseppe Grassi","orcid":"https://orcid.org/0000-0002-8876-3760"},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Grassi","raw_affiliation_strings":["Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona 4, I-70125 Bari, Italy","Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona, 4 I-70125, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona 4, I-70125 Bari, Italy","institution_ids":["https://openalex.org/I68618741"]},{"raw_affiliation_string":"Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari, Via E. Orabona, 4 I-70125, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064180729"],"corresponding_institution_ids":["https://openalex.org/I68618741"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":1.0632,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.79658131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"4","first_page":"489","last_page":"510"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11187","display_name":"Nonlinear Dynamics and Pattern Formation","score":0.9688000082969666,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/forgetting","display_name":"Forgetting","score":0.8144402503967285},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6922494173049927},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.632343590259552},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.604738175868988},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5265833735466003},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5112936496734619},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.47790345549583435},{"id":"https://openalex.org/keywords/cellular-neural-network","display_name":"Cellular neural network","score":0.4533894658088684},{"id":"https://openalex.org/keywords/bidirectional-associative-memory","display_name":"Bidirectional associative memory","score":0.4514334797859192},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36198344826698303},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3547069728374481},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34704360365867615},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3311343193054199},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15808090567588806},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1509183943271637},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08163222670555115}],"concepts":[{"id":"https://openalex.org/C7149132","wikidata":"https://www.wikidata.org/wiki/Q1377840","display_name":"Forgetting","level":2,"score":0.8144402503967285},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6922494173049927},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.632343590259552},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.604738175868988},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5265833735466003},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5112936496734619},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.47790345549583435},{"id":"https://openalex.org/C812465","wikidata":"https://www.wikidata.org/wiki/Q5058375","display_name":"Cellular neural network","level":3,"score":0.4533894658088684},{"id":"https://openalex.org/C120620853","wikidata":"https://www.wikidata.org/wiki/Q506355","display_name":"Bidirectional associative memory","level":4,"score":0.4514334797859192},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36198344826698303},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3547069728374481},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34704360365867615},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3311343193054199},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15808090567588806},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1509183943271637},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08163222670555115},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/(sici)1097-007x(199607/08)24:4<489::aid-cta930>3.0.co;2-f","is_oa":false,"landing_page_url":"https://doi.org/10.1002/(sici)1097-007x(199607/08)24:4<489::aid-cta930>3.0.co;2-f","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.75,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1987836535","https://openalex.org/W4321273133","https://openalex.org/W2109892802","https://openalex.org/W1503438809","https://openalex.org/W1536116856","https://openalex.org/W2769111744","https://openalex.org/W2260028708","https://openalex.org/W2150103174","https://openalex.org/W1902246517","https://openalex.org/W1515775643"],"abstract_inverted_index":{"In":[0,68,86],"this":[1,91],"paper":[2],"a":[3,93,96,103,127,142],"global":[4],"design":[5,59],"method":[6],"for":[7],"associative":[8,25],"memories":[9,26],"using":[10,109],"discrete-time":[11],"cellular":[12],"neural":[13],"networks":[14,48,60],"(DTCNNs)":[15],"is":[16,56,100,106,121,147],"presented.":[17],"The":[18,118,139],"proposed":[19,45,160],"synthesis":[20,119],"technique":[21],"enables":[22],"to":[23,58,154],"realize":[24],"with":[27,49,61],"several":[28],"advantageous":[29],"features.":[30],"First":[31],"of":[32,64,82,90,95,126,135,141,158],"all,":[33],"grey-level":[34],"as":[35,37],"well":[36],"bipolar":[38],"images":[39],"can":[40,74],"be":[41,75],"stored.":[42],"Moreover,":[43],"the":[44,79,83,87,136,156,159],"approach":[46],"generates":[47],"learning":[50,131],"and":[51,102,132],"forgetting":[52,133],"capabilities.":[53],"Finally,":[54],"it":[55],"possible":[57],"any":[62],"kind":[63],"predetermined":[65],"interconnection":[66],"structure.":[67],"particular,":[69],"neighbourhoods":[70],"without":[71,144],"line":[72,145],"crossings":[73,146],"chosen,":[76],"greatly":[77],"simplifying":[78],"VLSI":[80],"implementation":[81],"designed":[84,137],"DTCNNs.":[85],"first":[88],"part":[89],"work":[92],"model":[94],"multilevel":[97],"threshold":[98],"network":[99],"presented":[101],"stability":[104],"analysis":[105],"carried":[107],"out":[108],"basic":[110],"notions":[111],"deriving":[112],"from":[113],"non-linear":[114],"dynamical":[115],"system":[116],"theory.":[117],"procedure":[120],"then":[122],"developed":[123],"by":[124],"means":[125],"pseudoinversion":[128],"technique,":[129],"assuring":[130],"capabilities":[134],"DTCNN.":[138],"use":[140],"neighbourhood":[143],"also":[148],"discussed.":[149],"Simulation":[150],"results":[151],"are":[152],"reported":[153],"show":[155],"capability":[157],"approach.":[161]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}