{"id":"https://openalex.org/W94981340","doi":null,"title":"The dynamic simultaneous multithreaded processor","display_name":"The dynamic simultaneous multithreaded processor","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W94981340","mag":"94981340"},"language":"en","primary_location":{"id":"mag:94981340","doi":null,"is_oa":false,"landing_page_url":"https://ir.library.oregonstate.edu/downloads/s4655j62j","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100462057","display_name":"Ben Lee","orcid":"https://orcid.org/0000-0001-6289-1134","observed_orcids":["https://orcid.org/0000-0001-6289-1134"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ben Lee","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-6289-1134","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5045769686","display_name":"Daniel Ort\u00edz-Arroyo","orcid":"https://orcid.org/0000-0002-1297-3702","observed_orcids":["https://orcid.org/0000-0002-1297-3702","https://orcid.org/0000-0002-7441-7680"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Ort\u00edz-Arroyo","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-1297-3702","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"simultaneous multithreading","score":0.9480000138282776},{"id":"https://openalex.org/keywords/hardware-multithreading","display_name":"hardware multithreading","score":0.753000020980835},{"id":"https://openalex.org/keywords/context-switching","display_name":"context switching","score":0.6980000138282776},{"id":"https://openalex.org/keywords/thread-scheduling","display_name":"thread scheduling","score":0.9959999918937683},{"id":"https://openalex.org/keywords/thread-level-parallelism","display_name":"thread-level parallelism","score":0.8190000057220459},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"instruction-level parallelism","score":0.9990000128746033},{"id":"https://openalex.org/keywords/cpu-utilization","display_name":"CPU utilization","score":0.7400000095367432}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.9286608099937439},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8588016033172607},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.8034985065460205},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.7912148833274841},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.772391676902771},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6805017590522766},{"id":"https://openalex.org/C2778787235","wikidata":"https://www.wikidata.org/wiki/Q49007","display_name":"Yarn","level":2,"score":0.6575143337249756},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5895252823829651},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5389732718467712},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5115764737129211},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4904420077800751},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.481089323759079},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.47273126244544983},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47152337431907654},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44589921832084656},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.42344731092453003},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4165729880332947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2769179344177246},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.2242385745048523},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:94981340","doi":null,"is_oa":false,"landing_page_url":"https://ir.library.oregonstate.edu/downloads/s4655j62j","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7099554425","https://openalex.org/W202098555","https://openalex.org/W192938499","https://openalex.org/W4247169545","https://openalex.org/W2410952948","https://openalex.org/W2198470385","https://openalex.org/W7098297681","https://openalex.org/W2621634031","https://openalex.org/W1974411548","https://openalex.org/W7098394916"],"abstract_inverted_index":{"This":[0,62],"dissertation":[1],"investigates":[2],"diverse":[3],"techniques":[4],"to":[5,25,41,206],"support":[6,69],"multithreading":[7,66],"in":[8,124,133],"modern":[9],"high":[10,21],"performance":[11,22,92,175,210],"processors.":[12],"The":[13,174],"mechanisms":[14,38],"studied":[15],"expand":[16],"the":[17,28,55,90,99,115,118,134,145,190],"architecture":[18,142,201],"of":[19,98,117,137,176],"a":[20,49,140,167,177,183,215],"superscalar":[23],"processor":[24,126,169,179],"control":[26],"efficiently":[27],"interaction":[29],"between":[30],"software-controlled":[31,65,130],"and":[32,45,74,86,105,158],"hardware-controlled":[33],"multithreading.":[34,131],"Additionally,":[35],"dynamic":[36],"speculative":[37],"are":[39,156],"proposed":[40],"exploit":[42],"thread-level-parallelism":[43],"(TLP)":[44],"instruction-level-parallelism":[46],"(ILP)":[47],"on":[48,89,196],"Simultaneous":[50,147],"Multithreading":[51,148],"(SMT)":[52],"architecture.":[53],"\r\nFirst,":[54],"hybrid":[56,100,119],"multithreaded":[57,101,120],"execution":[58,102,121],"model":[59,63,97,122],"is":[60,84,93,103,143,213],"discussed.":[61],"combines":[64],"with":[67,182],"hardware":[68],"for":[70,189,219],"efficient":[71],"context":[72],"switching":[73],"thread":[75,78],"scheduling.":[76],"A":[77],"scheduling":[79,83],"technique":[80],"called":[81],"set":[82],"introduced":[85],"its":[87],"impact":[88],"overall":[91],"described.":[94],"An":[95],"analytical":[96],"developed":[104,187],"validated":[106],"by":[107],"simulation.":[108],"Through":[109],"stochastic":[110],"simulation,":[111],"we":[112],"find":[113],"that":[114,199],"application":[116],"results":[123,194],"higher":[125],"utilization":[127],"than":[128],"traditional":[129],"\r\nNext,":[132],"main":[135],"part":[136],"this":[138,152],"dissertation,":[139],"new":[141,184],"proposed:":[144],"Dynamic":[146],"(DSMT)":[149],"processor.":[150],"In":[151],"architecture,":[153],"multiple":[154],"threads":[155],"identified":[157],"created":[159],"speculatively":[160],"at":[161],"runtime":[162],"without":[163],"compiler":[164],"help.":[165],"Subsequently,":[166],"SMT":[168,208],"core":[170],"executes":[171],"those":[172],"threads.":[173],"DSMT":[178,200],"was":[180],"evaluated":[181],"execution-driven":[185],"simulator":[186],"specifically":[188],"purpose.":[191],"Our":[192],"experimental":[193],"based":[195],"simulation":[197],"show":[198],"has":[202],"very":[203],"good":[204],"potential":[205],"improve":[207],"processor's":[209],"when":[211],"there":[212],"only":[214],"single":[216],"task":[217],"available":[218],"execution.":[220]},"counts_by_year":[],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}