{"id":"https://openalex.org/W84868917","doi":null,"title":"SIL: An Intermediate for Syntax-Based VHDL Synthesis","display_name":"SIL: An Intermediate for Syntax-Based VHDL Synthesis","publication_year":1995,"publication_date":"1995-01-29","ids":{"openalex":"https://openalex.org/W84868917","mag":"84868917"},"language":"en","primary_location":{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/05563582-7ee9-448e-ade6-c1f30a02592b","doi":null,"is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/05563582-7ee9-448e-ade6-c1f30a02592b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Molenkamp, E, Mekenkamp, G E, Hofstede, J & Krol, T 1995, SIL: An Intermediate for Syntax-Based VHDL Synthesis. in Proceedings of VIUF Spring 1995 Conference. San Diego, USA, pp. 5.1-5.10.","raw_type":"info:eu-repo/semantics/conferenceObject"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085496906","display_name":"Egbert Molenkamp","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Egbert Molenkamp","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053833411","display_name":"G.E. Mekenkamp","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G.E. Mekenkamp","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109376934","display_name":"J. Hofstede","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Hofstede","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5110457958","display_name":"Th. Krol","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Th. Krol","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7493,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71686747,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7411999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7411999702453613,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.17000000178813934,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.03889999911189079,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8330000042915344},{"id":"https://openalex.org/keywords/intermediate-representation","display_name":"intermediate representation","score":0.7239999771118164},{"id":"https://openalex.org/keywords/hardware-synthesis","display_name":"hardware synthesis","score":0.734000027179718},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.5440000295639038},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.6579999923706055}],"concepts":[{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7261992692947388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6294663548469543},{"id":"https://openalex.org/C60048249","wikidata":"https://www.wikidata.org/wiki/Q37437","display_name":"Syntax","level":2,"score":0.576124906539917},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.32458966970443726}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/05563582-7ee9-448e-ade6-c1f30a02592b","doi":null,"is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/05563582-7ee9-448e-ade6-c1f30a02592b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Molenkamp, E, Mekenkamp, G E, Hofstede, J & Krol, T 1995, SIL: An Intermediate for Syntax-Based VHDL Synthesis. in Proceedings of VIUF Spring 1995 Conference. San Diego, USA, pp. 5.1-5.10.","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:ut:oai:ris.utwente.nl:publications/05563582-7ee9-448e-ade6-c1f30a02592b","doi":null,"is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/sil-an-intermediate-for-syntaxbased-vhdl-synthesis(05563582-7ee9-448e-ade6-c1f30a02592b).html","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of VIUF Spring 1995 Conference, 5.1 - 5.10","raw_type":"info:eu-repo/semantics/conferencepaper"},{"id":"mag:84868917","doi":null,"is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/sil-an-intermediate-for-syntax-based-vhdl-synthesis","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7015791056","https://openalex.org/W2742673677","https://openalex.org/W7043760232","https://openalex.org/W2294621610","https://openalex.org/W7015090524","https://openalex.org/W2295885562","https://openalex.org/W2811347552","https://openalex.org/W2940848692","https://openalex.org/W2102299473","https://openalex.org/W7097651295"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2016-06-24T00:00:00"}