{"id":"https://openalex.org/W81765945","doi":null,"title":"A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template.","display_name":"A Dynamically Reconfigurable Weakly Programmable Processor Array Architecture Template.","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W81765945","mag":"81765945"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.73.3744","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.3744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www12.informatik.uni-erlangen.de/publications/pub2006/KHKT06a.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051814619","display_name":"Dmitrij Kissler","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dmitrij Kissler","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484","observed_orcids":["https://orcid.org/0000-0003-3663-6484"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-3663-6484","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089243654","display_name":"Alexey Kupriyanov","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexey Kupriyanov","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862","observed_orcids":["https://orcid.org/0000-0001-6285-5862"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J\u00fcrgen Teich","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-6285-5862","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0232,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.88193277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":87,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"31","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9154999852180481,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9154999852180481,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.06400000303983688,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.004600000102072954,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coarse-grained-reconfigurable-architecture","display_name":"coarse-grained reconfigurable architecture","score":0.9369999766349792},{"id":"https://openalex.org/keywords/vliw-architecture","display_name":"VLIW architecture","score":0.9459999799728394},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"reconfigurable computing","score":0.7170000076293945},{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.6589999794960022}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.727728545665741},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.680631160736084},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6226076483726501},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6150652766227722},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6061167120933533},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5986355543136597},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5734103918075562},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5731281042098999},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5375288724899292},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4616604447364807},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45873963832855225},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37643060088157654},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2242790162563324},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18948200345039368},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.73.3744","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.3744","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www12.informatik.uni-erlangen.de/publications/pub2006/KHKT06a.pdf","raw_type":"text"},{"id":"mag:81765945","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/recosoc/ReCoSoC2006.html#KisslerHKT06","pdf_url":null,"source":{"id":"https://openalex.org/S4306420783","display_name":"Reconfigurable Communication-centric Systems-on-Chip","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Reconfigurable Communication-centric Systems-on-Chip","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1528060988","https://openalex.org/W2082193796","https://openalex.org/W2117099910","https://openalex.org/W2135050419","https://openalex.org/W2138121128","https://openalex.org/W2155824140","https://openalex.org/W2163916557","https://openalex.org/W3092098238"],"related_works":["https://openalex.org/W2146762876","https://openalex.org/W2547483494","https://openalex.org/W1540937472","https://openalex.org/W2103357793","https://openalex.org/W2246529375","https://openalex.org/W2402434824","https://openalex.org/W2110369976","https://openalex.org/W3092098238","https://openalex.org/W105298322","https://openalex.org/W6995799520"],"abstract_inverted_index":{"As":[0],"modern":[1],"areas":[2],"of":[3,54,74],"application":[4],"for":[5],"coarse-grained":[6,42],"reconfigurable":[7,43,76],"systems":[8],"digital":[9],"signal":[10],"processing,":[11],"multimedia":[12],"in":[13],"embedded":[14],"devices,":[15],"and":[16,32],"wireless":[17],"communication":[18],"can":[19],"be":[20],"mentioned":[21],"among":[22],"others.":[23],"These":[24],"fields":[25],"include":[26],"different":[27],"algorithms":[28],"with":[29,60,71],"varying":[30],"complexity":[31],"speed":[33],"requirements.":[34],"In":[35],"this":[36],"paper":[37],"a":[38,61],"new":[39],"highly":[40],"parameterizable":[41],"architecture":[44,67],"called":[45],"weakly":[46,56],"programmable":[47,57],"processor":[48],"array":[49],"is":[50],"discussed.":[51],"It":[52],"consists":[53],"several":[55],"processing":[58],"elements":[59],"VLIW":[62],"(Very":[63],"Large":[64],"Instruction":[65],"Word)":[66],"which":[68],"are":[69],"connected":[70],"the":[72],"help":[73],"dynamically":[75],"interconnect":[77],"modules.":[78]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2016-06-24T00:00:00"}