{"id":"https://openalex.org/W806738286","doi":null,"title":"Programable Interface Handles Many Peripherals","display_name":"Programable Interface Handles Many Peripherals","publication_year":1982,"publication_date":"1982-12-01","ids":{"openalex":"https://openalex.org/W806738286","mag":"806738286"},"language":"en","primary_location":{"id":"mag:806738286","doi":null,"is_oa":false,"landing_page_url":"https://ntrs.nasa.gov/search.jsp?R=19810000261","pdf_url":null,"source":{"id":"https://openalex.org/S4306520501","display_name":"NASA Tech Briefs","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"NASA Tech Briefs","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Marek Jasi\u0144ski","orcid":"https://orcid.org/0000-0003-1634-5997","observed_orcids":["https://orcid.org/0000-0003-1634-5997"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Marek Jasi\u0144ski","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-1634-5997","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":"3","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.6425999999046326,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.6425999999046326,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.35499998927116394,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-interface","display_name":"programmable interface","score":0.8999999761581421},{"id":"https://openalex.org/keywords/common-memory","display_name":"common memory","score":0.6029999852180481},{"id":"https://openalex.org/keywords/asynchronous-serial-communication","display_name":"asynchronous serial communication","score":0.8299999833106995},{"id":"https://openalex.org/keywords/integrated-circuit-assembly","display_name":"integrated circuit assembly","score":0.7139999866485596}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8094887733459473},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7393885850906372},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.698128342628479},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6534064412117004},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6000711917877197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.578607439994812},{"id":"https://openalex.org/C202683721","wikidata":"https://www.wikidata.org/wiki/Q190440","display_name":"Parallel port","level":3,"score":0.5619363784790039},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5290065407752991},{"id":"https://openalex.org/C102349902","wikidata":"https://www.wikidata.org/wiki/Q385390","display_name":"Serial port","level":3,"score":0.4809359908103943},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44555217027664185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36768990755081177},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.18637675046920776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17875587940216064},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.15361648797988892},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15116649866104126},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12141427397727966},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:806738286","doi":null,"is_oa":false,"landing_page_url":"https://ntrs.nasa.gov/search.jsp?R=19810000261","pdf_url":null,"source":{"id":"https://openalex.org/S4306520501","display_name":"NASA Tech Briefs","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"NASA Tech Briefs","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2278289568","https://openalex.org/W2122318744","https://openalex.org/W1992110264","https://openalex.org/W246376900","https://openalex.org/W1995195120","https://openalex.org/W2078021533","https://openalex.org/W1491774001","https://openalex.org/W2295033632","https://openalex.org/W4251596453","https://openalex.org/W2017120925"],"abstract_inverted_index":{"Microprocessor-based":[0],"interface":[1,38],"simplifies":[2],"interconnection":[3],"of":[4,10,12,16],"peripheral":[5],"device":[6],"with":[7],"common":[8,23],"memory":[9],"network":[11],"minicomputers.":[13],"Interface":[14],"consists":[15],"microprocessor,":[17],"bidirectional":[18,25],"port":[19,26],"that":[20,27],"connects":[21,28],"to":[22,29],"memory,":[24],"user-selected":[30],"peripheral,":[31],"and":[32],"asynchronous":[33],"serial":[34],"communications":[35],"port.":[36],"Programable":[37],"is":[39,45],"based":[40],"around":[41],"6800":[42],"microprocessor.":[43],"It":[44],"assembled":[46],"from":[47],"90":[48],"integrated":[49],"circuits.":[50]},"counts_by_year":[],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2016-06-24T00:00:00"}