{"id":"https://openalex.org/W80344044","doi":null,"title":"Designing FPLA Combinational Circuits by Conditional Rewriting.","display_name":"Designing FPLA Combinational Circuits by Conditional Rewriting.","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W80344044","mag":"80344044"},"language":"en","primary_location":{"id":"mag:80344044","doi":null,"is_oa":false,"landing_page_url":"http://dblp.uni-trier.de/db/conf/ecai/ecai98.html#AndrianariveloBCM98","pdf_url":null,"source":{"id":"https://openalex.org/S4306418308","display_name":"European Conference on Artificial Intelligence","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"European Conference on Artificial Intelligence","raw_type":null},"volume":null,"type":"conference-paper","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068124555","display_name":"Nirina Andrianarivelo","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nirina Andrianarivelo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088296904","display_name":"Wadoud Bousdira","orcid":"https://orcid.org/0000-0002-8393-9288","observed_orcids":["https://orcid.org/0000-0002-8393-9288"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wadoud Bousdira","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-8393-9288","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005840879","display_name":"Jacques Chabin","orcid":"https://orcid.org/0000-0003-1460-9979","observed_orcids":["https://orcid.org/0000-0003-1460-9979"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jacques Chabin","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-1460-9979","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5021535182","display_name":"Zahir Maazouzi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zahir Maazouzi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2826,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73755126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"373","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5220000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5220000147819519,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.13269999623298645,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.1152999997138977,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-arrays","display_name":"programmable logic arrays","score":0.734000027179718},{"id":"https://openalex.org/keywords/combinational-circuit-design","display_name":"combinational circuit design","score":0.7699999809265137},{"id":"https://openalex.org/keywords/conditional-rewriting","display_name":"conditional rewriting","score":0.9950000047683716},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.6859999895095825},{"id":"https://openalex.org/keywords/logic-minimization","display_name":"logic minimization","score":0.3319999873638153}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.7876307964324951},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7224237322807312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6327365636825562},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3393166661262512},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33631041646003723},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3337845802307129},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3249533772468567},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3206866681575775},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2303301990032196}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:80344044","doi":null,"is_oa":false,"landing_page_url":"http://dblp.uni-trier.de/db/conf/ecai/ecai98.html#AndrianariveloBCM98","pdf_url":null,"source":{"id":"https://openalex.org/S4306418308","display_name":"European Conference on Artificial Intelligence","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"European Conference on Artificial Intelligence","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1529326169","https://openalex.org/W6990303198","https://openalex.org/W1506149977","https://openalex.org/W3143043966","https://openalex.org/W405296324","https://openalex.org/W3113912210","https://openalex.org/W2389121372","https://openalex.org/W3162645471","https://openalex.org/W7045486239","https://openalex.org/W2563533389"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}