{"id":"https://openalex.org/W799078550","doi":null,"title":"A special purpose silicon compiler for designing supercomputing VLSI systems","display_name":"A special purpose silicon compiler for designing supercomputing VLSI systems","publication_year":1991,"publication_date":"1991-01-01","ids":{"openalex":"https://openalex.org/W799078550","mag":"799078550"},"language":"en","primary_location":{"id":"mag:799078550","doi":null,"is_oa":false,"landing_page_url":"https://ntrs.nasa.gov/api/citations/19940013906/downloads/19940013906.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306402118","display_name":"NASA Technical Reports Server (NASA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4210124779","host_organization_name":"National Aeronautics and Space Administration","host_organization_lineage":["https://openalex.org/I4210124779"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024362574","display_name":"N. Venkateswaran","orcid":"https://orcid.org/0000-0002-6789-4112","observed_orcids":["https://orcid.org/0000-0002-6789-4112"]},"institutions":[{"id":"https://openalex.org/I215927","display_name":"University of Madras","ror":"https://ror.org/04jmt9361","country_code":"IN","type":"education","lineage":["https://openalex.org/I215927"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Venkateswaran","raw_affiliation_strings":["Madras Univ"],"raw_orcid":"https://orcid.org/0000-0002-6789-4112","affiliations":[{"raw_affiliation_string":"Madras Univ","institution_ids":["https://openalex.org/I215927"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046632319","display_name":"P. Murugavel","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Murugavel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010004459","display_name":"Veezhinathan Kamakoti","orcid":"https://orcid.org/0000-0003-2332-8538","observed_orcids":["https://orcid.org/0000-0003-2332-8538"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042667388","display_name":"M. J. Shankarraman","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. J. Shankarraman","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077182120","display_name":"S. Rangarajan","orcid":"https://orcid.org/0000-0002-7446-4073","observed_orcids":["https://orcid.org/0000-0002-7446-4073"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Rangarajan","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-7446-4073","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005990215","display_name":"M. Mallikarjun","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Mallikarjun","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"B. Karthikeyan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Karthikeyan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023457387","display_name":"Telagarapu Prabhakar","orcid":"https://orcid.org/0000-0002-1779-3882","observed_orcids":["https://orcid.org/0000-0002-1779-3882"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Telagarapu Prabhakar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048197154","display_name":"V. Satish","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Satish","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5000288239","display_name":"P. R. Venkatasubramaniam","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. R. Venkatasubramaniam","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9154999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9154999852180481,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0737999975681305,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0035000001080334187,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vlsi-layout","display_name":"VLSI layout","score":0.5720000267028809},{"id":"https://openalex.org/keywords/communication-complexity","display_name":"communication complexity","score":0.4970000088214874},{"id":"https://openalex.org/keywords/computational-complexity","display_name":"computational complexity","score":0.6010000109672546},{"id":"https://openalex.org/keywords/turnaround-time","display_name":"turnaround time","score":0.5009999871253967}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8696843385696411},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8294532299041748},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6856621503829956},{"id":"https://openalex.org/C2778291847","wikidata":"https://www.wikidata.org/wiki/Q1163937","display_name":"Macrocell","level":3,"score":0.5752634406089783},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5745195150375366},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5565751791000366},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.5414670705795288},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.5116563439369202},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.4670984148979187},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4177991449832916},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.41748276352882385},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.38985615968704224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29125285148620605},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19175094366073608},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.1787765920162201},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12001946568489075},{"id":"https://openalex.org/C68649174","wikidata":"https://www.wikidata.org/wiki/Q1379116","display_name":"Base station","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:799078550","doi":null,"is_oa":false,"landing_page_url":"https://ntrs.nasa.gov/api/citations/19940013906/downloads/19940013906.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306402118","display_name":"NASA Technical Reports Server (NASA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4210124779","host_organization_name":"National Aeronautics and Space Administration","host_organization_lineage":["https://openalex.org/I4210124779"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1617782430","https://openalex.org/W7100885138","https://openalex.org/W808567144","https://openalex.org/W220219850","https://openalex.org/W2735350333","https://openalex.org/W105551603","https://openalex.org/W93090","https://openalex.org/W1972511213","https://openalex.org/W2593307132","https://openalex.org/W2168234663"],"abstract_inverted_index":{"Design":[0],"of":[1,23,61,163,169],"general/special":[2],"purpose":[3,49,103,204],"supercomputing":[4,115],"VLSI":[5,92,111,116],"systems":[6,29,46,117],"for":[7,26,113],"numeric":[8,63],"algorithm":[9],"execution":[10],"involves":[11],"tackling":[12],"two":[13,145],"important":[14],"aspects,":[15],"namely":[16],"their":[17],"computational":[18,57,166],"and":[19,58,81,126,140,183],"communication":[20],"complexities.":[21],"Development":[22],"software":[24,83],"tools":[25,84],"designing":[27,43,114],"such":[28,44],"itself":[30],"becomes":[31],"complex.":[32],"Hence":[33],"a":[34,47,101],"novel":[35,195],"design":[36],"methodology":[37],"has":[38],"to":[39,70,90,155],"be":[40,66],"developed.":[41],"For":[42],"complex":[45],"special":[48,102,203],"silicon":[50,73,104,127,134,146,205],"compiler":[51,74,106,147,154],"is":[52,78,118,121,186,198],"needed":[53],"in":[54],"which:":[55],"the":[56,72,76,82,91,133,152,160],"communicational":[59],"structures":[60,167],"different":[62,86],"algorithms":[64,164],"should":[65,95],"taken":[67],"into":[68],"account":[69],"simplify":[71],"design,":[75],"approach":[77],"macrocell":[79,110,161],"based,":[80],"at":[85],"levels":[87],"(algorithm":[88],"down":[89],"circuit":[93],"layout)":[94],"get":[96,130],"integrated.":[97],"In":[98],"this":[99,202],"paper":[100],"(SPS)":[105],"based":[107,136],"on":[108,137,180],"PACUBE":[109],"arrays":[112,185],"presented.":[119],"It":[120],"shown":[122],"that":[123],"turn-around":[124],"time":[125],"real":[128],"estate":[129],"reduced":[131],"over":[132],"compilers":[135],"PLA's,":[138,181],"SLA's,":[139,182],"gate":[141,184],"arrays.":[142],"The":[143],"first":[144],"characteristics":[148],"mentioned":[149],"above":[150],"enable":[151],"SPS":[153],"perform":[156],"systolic":[157,178],"mapping":[158,179],"(at":[159],"level)":[162],"whose":[165],"are":[168,191],"GIPOP":[170,196],"(generalized":[171],"inner":[172],"product":[173],"outer":[174],"product)":[175],"form.":[176],"Direct":[177],"very":[187],"difficult":[188],"as":[189],"they":[190],"micro-cell":[192],"based.":[193],"A":[194],"processor":[197],"under":[199],"development":[200],"using":[201],"compiler.":[206]},"counts_by_year":[],"updated_date":"2026-11-01T11:40:01.658920","created_date":"2016-06-24T00:00:00"}