{"id":"https://openalex.org/W7225818392","doi":"https://doi.org/10.21203/rs.3.rs-11485360/v1","title":"Multidimensional Bayesian Optimization of Nanosheet Double-Gate LDMOS for Enhanced Power Figure of Merit","display_name":"Multidimensional Bayesian Optimization of Nanosheet Double-Gate LDMOS for Enhanced Power Figure of Merit","publication_year":2026,"publication_date":"2026-11-11","ids":{"openalex":"https://openalex.org/W7225818392","doi":"https://doi.org/10.21203/rs.3.rs-11485360/v1"},"language":"en","primary_location":{"id":"doi:10.21203/rs.3.rs-11485360/v1","doi":"https://doi.org/10.21203/rs.3.rs-11485360/v1","is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-11485360/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306525896","display_name":"Research Square","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Research Square","raw_type":"posted-content"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.21203/rs.3.rs-11485360/v1","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120526048","display_name":"Elham Mashhadi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elham Mashhadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092671741","display_name":"Sara Ghazvini","orcid":"https://orcid.org/0009-0004-6933-9800","observed_orcids":["https://orcid.org/0009-0004-6933-9800"]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sara Ghazvini","raw_affiliation_strings":["Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089824285","display_name":"William G. Vandenberghe","orcid":"https://orcid.org/0000-0002-6717-5046","observed_orcids":["https://orcid.org/0000-0002-6717-5046"]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William G. Vandenberghe","raw_affiliation_strings":["Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5161447126","display_name":"Ali Saadat","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Saadat","raw_affiliation_strings":["Kilby Labs, Texas Instruments Inc., Santa Clara, CA, 95051, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kilby Labs, Texas Instruments Inc., Santa Clara, CA, 95051, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027583375","display_name":"Hal L. Edwards","orcid":"https://orcid.org/0000-0002-1101-661X","observed_orcids":["https://orcid.org/0000-0002-1101-661X"]},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hal Edwards","raw_affiliation_strings":["Department of Analog Technology Development, Texas Instruments Inc., Richardson, 75080, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Analog Technology Development, Texas Instruments Inc., Richardson, 75080, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037737462","display_name":"Sujatha Sampath","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sujatha Sampath","raw_affiliation_strings":["Department of Analog Technology Development, Texas Instruments Inc., Richardson, 75080, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Analog Technology Development, Texas Instruments Inc., Richardson, 75080, TX, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107679216","display_name":"Daniel T. Pham","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Pham","raw_affiliation_strings":["Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Materials Science and Engineering, The University of Texas at Dallas, Richardson, 75080, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9726999998092651,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9726999998092651,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00430000014603138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.8496000170707703},{"id":"https://openalex.org/C51967427","wikidata":"https://www.wikidata.org/wiki/Q17148232","display_name":"Nanosheet","level":2,"score":0.7534000277519226},{"id":"https://openalex.org/C31672976","wikidata":"https://www.wikidata.org/wiki/Q4042432","display_name":"LDMOS","level":4,"score":0.6420000195503235},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5468999743461609},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.49140000343322754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4896000027656555},{"id":"https://openalex.org/C43461449","wikidata":"https://www.wikidata.org/wiki/Q2495531","display_name":"EMI","level":3,"score":0.44449999928474426},{"id":"https://openalex.org/C2778049539","wikidata":"https://www.wikidata.org/wiki/Q17002908","display_name":"Bayesian optimization","level":2,"score":0.4074000120162964},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.3474999964237213},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.32670000195503235},{"id":"https://openalex.org/C137836250","wikidata":"https://www.wikidata.org/wiki/Q984063","display_name":"Optimization problem","level":2,"score":0.31700000166893005},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.3156000077724457},{"id":"https://openalex.org/C73586568","wikidata":"https://www.wikidata.org/wiki/Q2600211","display_name":"Parameter space","level":2,"score":0.30889999866485596},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3075999915599823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3052999973297119},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2928999960422516},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.29269999265670776},{"id":"https://openalex.org/C129014197","wikidata":"https://www.wikidata.org/wiki/Q906544","display_name":"Power semiconductor device","level":3,"score":0.2856999933719635},{"id":"https://openalex.org/C2987595161","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Optimization algorithm","level":2,"score":0.28519999980926514},{"id":"https://openalex.org/C114138010","wikidata":"https://www.wikidata.org/wiki/Q7684542","display_name":"Tapering","level":2,"score":0.27320000529289246},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26669999957084656},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26179999113082886},{"id":"https://openalex.org/C178911571","wikidata":"https://www.wikidata.org/wiki/Q593143","display_name":"Power electronics","level":3,"score":0.26170000433921814},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2581000030040741}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.21203/rs.3.rs-11485360/v1","doi":"https://doi.org/10.21203/rs.3.rs-11485360/v1","is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-11485360/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306525896","display_name":"Research Square","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Research Square","raw_type":"posted-content"}],"best_oa_location":{"id":"doi:10.21203/rs.3.rs-11485360/v1","doi":"https://doi.org/10.21203/rs.3.rs-11485360/v1","is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-11485360/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306525896","display_name":"Research Square","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Research Square","raw_type":"posted-content"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Abstract":[0],"This":[1],"work":[2],"investigates":[3],"and":[4,63,89,103,121],"optimizes":[5],"a":[6,42,64,71,127],"nanosheet-inspired":[7],"Double-Gate":[8],"Lateral":[9],"Double-Diffused":[10],"Metal-Oxide-Semiconductor":[11],"(DG-LDMOS)":[12],"architecture":[13],"using":[14],"Technology":[15],"Computer-Aided":[16],"Design":[17],"(TCAD)":[18],"simulations":[19],"combined":[20],"with":[21],"Bayesian":[22],"Optimization":[23],"(BO),":[24],"addressing":[25],"the":[26,35,46,95,99,111,123],"limitations":[27],"of":[28,61,67,74,77,113,116],"sequential":[29],"manual":[30],"tuning.":[31],"By":[32],"progressively":[33],"expanding":[34],"optimization":[36,115],"space":[37],"from":[38,86],"individual":[39],"parameters":[40,120],"to":[41,70],"six-dimensional":[43],"design":[44],"space,":[45],"optimized":[47],"nanosheet":[48,124],"DG-LDMOS":[49,125],"intended":[50],"for":[51,130],"switched-mode":[52],"operation":[53],"achieves":[54],"an":[55],"intrinsic":[56],"ultra-low":[57],"specific":[58],"on-state":[59],"resistance":[60],"0.17~m$\\Omega\\cdot$mm$^{2}$":[62],"breakdown":[65],"voltage":[66],"11.32~V,":[68],"corresponding":[69],"power":[72],"figure":[73],"merit":[75],"(FOM)":[76],"738~kW/mm$^{2}$.":[78],"The":[79],"results":[80],"reveal":[81],"that":[82],"FOM":[83],"enhancement":[84],"originates":[85],"coupled":[87,118],"geometrical":[88],"doping":[90],"optimization,":[91],"which":[92],"simultaneously":[93],"shortens":[94],"conduction":[96],"path,":[97],"redistributes":[98],"lateral":[100],"electric":[101],"field,":[102],"enhances":[104],"near-interface":[105],"carrier":[106],"transport.":[107],"These":[108],"findings":[109],"demonstrate":[110],"importance":[112],"simultaneous":[114],"strongly":[117],"device":[119],"establish":[122],"as":[126],"physics-based":[128],"foundation":[129],"subsequent":[131],"three-dimensional":[132],"Gate-All-Around":[133],"(GAA)":[134],"LDMOS":[135],"development.":[136]},"counts_by_year":[],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2026-11-12T00:00:00"}