{"id":"https://openalex.org/W7225745654","doi":"https://doi.org/10.3390/chips5040039","title":"FPGA-Based Design and Verification of a Hazard-Aware Pipelined RISC-V Processor with an Optimized APB Interface for Ethernet Applications","display_name":"FPGA-Based Design and Verification of a Hazard-Aware Pipelined RISC-V Processor with an Optimized APB Interface for Ethernet Applications","publication_year":2026,"publication_date":"2026-11-10","ids":{"openalex":"https://openalex.org/W7225745654","doi":"https://doi.org/10.3390/chips5040039"},"language":"en","primary_location":{"id":"doi:10.3390/chips5040039","doi":"https://doi.org/10.3390/chips5040039","is_oa":true,"landing_page_url":"https://doi.org/10.3390/chips5040039","pdf_url":null,"source":{"id":"https://openalex.org/S4386621855","display_name":"Chips","issn_l":"2674-0729","issn":["2674-0729"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj"],"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Chips","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.3390/chips5040039","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5148064310","display_name":"Supreetha Rao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I65674248","display_name":"Visvesvaraya Technological University","ror":"https://ror.org/00ha14p11","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Supreetha Rao","raw_affiliation_strings":["Department of Electronics & Communication Engineering, SDM College of Engineering & Technology (Affiliated to Visvesvaraya Technological University), Dhavalagiri, Dharwad 580002, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, SDM College of Engineering & Technology (Affiliated to Visvesvaraya Technological University), Dhavalagiri, Dharwad 580002, India","institution_ids":["https://openalex.org/I65674248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044309525","display_name":"Satish S. Bhairannawar","orcid":"https://orcid.org/0000-0002-2576-5590","observed_orcids":["https://orcid.org/0000-0002-2576-5590"]},"institutions":[{"id":"https://openalex.org/I65674248","display_name":"Visvesvaraya Technological University","ror":"https://ror.org/00ha14p11","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Satish Bhairannawar","raw_affiliation_strings":["Department of Electronics & Communication Engineering, SDM College of Engineering & Technology (Affiliated to Visvesvaraya Technological University), Dhavalagiri, Dharwad 580002, India"],"raw_orcid":"https://orcid.org/0000-0002-2576-5590","affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, SDM College of Engineering & Technology (Affiliated to Visvesvaraya Technological University), Dhavalagiri, Dharwad 580002, India","institution_ids":["https://openalex.org/I65674248"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65674248"],"apc_list":{"value":1000,"currency":"CHF","value_usd":1207},"apc_paid":{"value":1000,"currency":"CHF","value_usd":1207},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"4","first_page":"39","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6532999873161316,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6532999873161316,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.3411000072956085,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.004000000189989805,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544000148773193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6931999921798706},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5519999861717224},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5407999753952026},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5171999931335449},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4765999913215637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4309000074863434},{"id":"https://openalex.org/C205215620","wikidata":"https://www.wikidata.org/wiki/Q7662206","display_name":"Synchronous Ethernet","level":3,"score":0.4277999997138977},{"id":"https://openalex.org/C68178114","wikidata":"https://www.wikidata.org/wiki/Q5403359","display_name":"Ethernet flow control","level":3,"score":0.41179999709129333},{"id":"https://openalex.org/C103987645","wikidata":"https://www.wikidata.org/wiki/Q985806","display_name":"Network interface","level":3,"score":0.40209999680519104},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4000000059604645},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.3971000015735626},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.374099999666214},{"id":"https://openalex.org/C557945733","wikidata":"https://www.wikidata.org/wiki/Q389772","display_name":"Data transmission","level":2,"score":0.3488999903202057},{"id":"https://openalex.org/C30188135","wikidata":"https://www.wikidata.org/wiki/Q1118613","display_name":"Ethernet over SDH","level":4,"score":0.3391999900341034},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.3249000012874603},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3206999897956848},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.3154999911785126},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.30070000886917114},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.2800999879837036},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.2757999897003174},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.2718000113964081},{"id":"https://openalex.org/C38601921","wikidata":"https://www.wikidata.org/wiki/Q1757693","display_name":"Protocol stack","level":3,"score":0.2700999975204468},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.2694999873638153},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.26739999651908875},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.2623000144958496},{"id":"https://openalex.org/C167151114","wikidata":"https://www.wikidata.org/wiki/Q1661930","display_name":"Industrial Ethernet","level":3,"score":0.25999999046325684}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3390/chips5040039","doi":"https://doi.org/10.3390/chips5040039","is_oa":true,"landing_page_url":"https://doi.org/10.3390/chips5040039","pdf_url":null,"source":{"id":"https://openalex.org/S4386621855","display_name":"Chips","issn_l":"2674-0729","issn":["2674-0729"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj"],"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Chips","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.3390/chips5040039","doi":"https://doi.org/10.3390/chips5040039","is_oa":true,"landing_page_url":"https://doi.org/10.3390/chips5040039","pdf_url":null,"source":{"id":"https://openalex.org/S4386621855","display_name":"Chips","issn_l":"2674-0729","issn":["2674-0729"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj"],"host_organization":"https://openalex.org/P4310310987","host_organization_name":"Multidisciplinary Digital Publishing Institute","host_organization_lineage":["https://openalex.org/P4310310987"],"host_organization_lineage_names":["Multidisciplinary Digital Publishing Institute"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Chips","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,88,142,161,178,204,229,263],"increasing":[1],"demand":[2],"for":[3,18,56,85,98,117,364],"high-performance":[4],"and":[5,20,37,51,72,101,121,133,175,199,210,217,220,240,252,283,350,366,370],"energy-efficient":[6],"embedded":[7],"systems":[8],"has":[9,91],"increased":[10],"the":[11,49,107,131,137,152,187,292,310,318,331,335,338,358,361],"adoption":[12],"of":[13,271,277,281,287,337,344,360],"open-source":[14],"RISC-V":[15,69],"processor":[16,25,50,70,90,179,265,345,369],"architectures":[17,26],"communication":[19,47,170,371],"system-on-chip":[21,184],"applications.":[22,87,372],"However,":[23],"pipelined":[24,68],"are":[27,140,145],"vulnerable":[28],"to":[29,105,136,166,224,298,302,328],"data":[30,94,119],"hazards,":[31],"which":[32],"can":[33],"reduce":[34],"execution":[35,109,285],"performance":[36,286],"affect":[38],"system":[39],"reliability":[40],"if":[41],"not":[42],"efficiently":[43],"handled.":[44],"Further,":[45],"efficient":[46,93,168,365],"between":[48],"peripheral":[52],"interfaces":[53],"is":[54,164,180,232],"required":[55],"latency-sensitive":[57],"applications":[58],"such":[59],"as":[60,125,127],"Ethernet":[61,86,201,205],"communication.":[62,228],"This":[63],"work":[64],"presents":[65],"a":[66,115,156,183,213,235,267,275],"hazard-aware":[67],"design":[71,231,312],"verification":[73],"on":[74,234],"FPGA":[75,239,352],"with":[76,155,257,274],"an":[77,92,200,279,284],"integrated":[78,181],"Optimized":[79],"Advanced":[80],"Peripheral":[81],"Bus":[82],"(OptiAPB)":[83],"interface":[84,163],"proposed":[89,264,293,311,339],"hazard":[95],"detection":[96],"mechanism":[97,116],"instruction":[99,108,189],"dependencies":[100],"appropriate":[102],"pipeline":[103,113,158],"control":[104],"improve":[106,112],"reliability.":[110],"To":[111],"efficiency,":[114],"detecting":[118],"hazards":[120],"single-cycle":[122],"stall":[123],"insertion":[124],"well":[126],"data-forwarding":[128],"paths":[129],"from":[130,326],"EX/MEM":[132],"MEM/WB":[134],"stages":[135],"execute":[138,153],"stage":[139,154],"incorporated.":[141],"branch":[143],"instructions":[144],"resolved":[146],"by":[147,171,295],"target":[148],"address":[149],"calculation":[150],"in":[151,342],"two-cycle":[157],"flush":[159],"mechanism.":[160],"OptiAPB":[162],"designed":[165],"provide":[167],"processor-to-peripheral":[169],"minimizing":[172],"transfer":[173],"latency":[174],"implementation":[176,353],"overhead.":[177],"into":[182],"architecture":[185],"comprising":[186],"CPU,":[188],"decoder,":[190],"256-word":[191],"memory,":[192],"bus":[193],"interface,":[194,198],"memory-mapped":[195],"APB":[196],"register":[197],"MAC":[202],"controller.":[203],"subsystem":[206],"incorporates":[207],"finite-state-machine-based":[208],"transmit":[209,219],"receive":[211,221],"modules,":[212],"hardware":[214],"CRC32":[215],"engine,":[216],"16-entry":[218],"FIFO":[222],"buffers":[223],"support":[225],"reliable":[226,367],"frame":[227],"complete":[230],"implemented":[233,259],"Xilinx":[236],"Artix-7":[237],"XC7A100T":[238],"utilizes":[241],"658":[242],"LUTs,":[243],"349":[244],"slice":[245],"registers,":[246],"no":[247],"BRAM":[248],"or":[249],"DSP":[250],"blocks,":[251],"20":[253],"bonded":[254],"I/O":[255],"pins":[256],"memory":[258],"using":[260],"distributed":[261],"RAM.":[262],"achieves":[266,313],"maximum":[268],"operating":[269],"frequency":[270],"158.74":[272],"MHz":[273],"CPI":[276],"1.30,":[278],"IPC":[280],"0.77,":[282],"112.39":[288],"MIPS.":[289],"We":[290],"evaluate":[291],"framework":[294,363],"comparing":[296],"it":[297],"recent":[299],"state-of-the-art":[300],"implementations":[301,320],"show":[303,308],"its":[304],"effectiveness.":[305],"Our":[306],"results":[307,356],"that":[309],"100%":[314],"FSM":[315],"coverage,":[316],"while":[317],"existing":[319],"have":[321],"reported":[322],"coverage":[323],"values":[324],"ranging":[325],"90.12%":[327],"94.44%.":[329],"Moreover,":[330],"comparative":[332],"evaluation":[333],"highlights":[334],"efficiency":[336],"architectural":[340],"enhancements":[341],"terms":[343],"throughput":[346],"improvement,":[347],"timing":[348],"closure":[349],"overall":[351],"performance.":[354],"These":[355],"confirm":[357],"usefulness":[359],"presented":[362],"FPGA-based":[368]},"counts_by_year":[],"updated_date":"2026-11-11T12:16:26.678958","created_date":"2026-11-11T00:00:00"}