{"id":"https://openalex.org/W7225434352","doi":"https://doi.org/10.5281/zenodo.24000639","title":"Hardware-Accelerated Autonomous Mesh Architecture: Translating GMSPM Mathematical Equations into Silicon-Level Binary Logic, Microprocessor Core Pipelines, and Novel G-SIL Series Patent Claims","display_name":"Hardware-Accelerated Autonomous Mesh Architecture: Translating GMSPM Mathematical Equations into Silicon-Level Binary Logic, Microprocessor Core Pipelines, and Novel G-SIL Series Patent Claims","publication_year":2026,"publication_date":"2026-11-06","ids":{"openalex":"https://openalex.org/W7225434352","doi":"https://doi.org/10.5281/zenodo.24000639"},"language":"en","primary_location":{"id":"doi:10.5281/zenodo.24000639","doi":"https://doi.org/10.5281/zenodo.24000639","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.24000639","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.5281/zenodo.24000639","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5159062024","display_name":"Adv. Sanjay Vidya Vijay Gurav Sanjay","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sanjay, Adv. Sanjay Vidya Vijay Gurav","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5159062024"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.5590999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.5590999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.22830000519752502,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.03229999914765358,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mesh-networks","display_name":"mesh networks","score":0.6629999876022339},{"id":"https://openalex.org/keywords/packet-delay","display_name":"packet delay","score":0.6179999709129333},{"id":"https://openalex.org/keywords/decentralized-routing","display_name":"decentralized routing","score":0.6980000138282776},{"id":"https://openalex.org/keywords/packet-filtering","display_name":"packet filtering","score":0.6380000114440918},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.7210000157356262},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.8289999961853027},{"id":"https://openalex.org/keywords/patent-claims","display_name":"patent claims","score":0.7400000095367432},{"id":"https://openalex.org/keywords/intellectual-property","display_name":"intellectual property","score":0.6620000004768372},{"id":"https://openalex.org/keywords/energy-efficient-routing","display_name":"energy-efficient routing","score":0.31200000643730164}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6947000026702881},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.49149999022483826},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4702000021934509},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3971000015735626},{"id":"https://openalex.org/C113508815","wikidata":"https://www.wikidata.org/wiki/Q193446","display_name":"Packet switching","level":3,"score":0.36899998784065247},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.3625999987125397},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3476000130176544},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.3296999931335449},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.328900009393692},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.32440000772476196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2962000072002411},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.289900004863739},{"id":"https://openalex.org/C2778400913","wikidata":"https://www.wikidata.org/wiki/Q1639024","display_name":"Mathematical software","level":3,"score":0.2897999882698059},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.28760001063346863},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.27889999747276306},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.2773999869823456},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2750999927520752},{"id":"https://openalex.org/C77270119","wikidata":"https://www.wikidata.org/wiki/Q1655198","display_name":"Software-defined networking","level":2,"score":0.2736000120639801},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.25429999828338623}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.5281/zenodo.24000639","doi":"https://doi.org/10.5281/zenodo.24000639","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.24000639","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},{"id":"doi:10.5281/zenodo.24000640","doi":"https://doi.org/10.5281/zenodo.24000640","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.24000640","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"doi:10.5281/zenodo.24000639","doi":"https://doi.org/10.5281/zenodo.24000639","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.24000639","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.8970999717712402}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W166550160","https://openalex.org/W7167831460","https://openalex.org/W7150817557","https://openalex.org/W1574094113","https://openalex.org/W1986798396","https://openalex.org/W2091030714","https://openalex.org/W283191450","https://openalex.org/W4409460743","https://openalex.org/W2116722185","https://openalex.org/W2404788680"],"abstract_inverted_index":{"Hardware-Accelerated":[0,121],"Autonomous":[1,122],"Mesh":[2,123],"Architecture:":[3],"Translating":[4],"GMSPM":[5,258],"Mathematical":[6],"Equations":[7],"into":[8,57,274],"Silicon-Level":[9],"Binary":[10],"Logic,":[11],"Microprocessor":[12],"Core":[13],"Pipelines,":[14],"and":[15,67,74,87,102,112,137,155,161,176,188,198,219,233],"Novel":[16],"G-SIL":[17],"Series":[18],"Patent":[19],"Claims":[20],"Gurav`s":[21],"AetherMesh":[22],"Sovereign":[23],"System":[24],"Adv.":[25,241],"Sanjay":[26,242],"Vidya":[27,243],"Vijay":[28,244],"GuravIndependent":[29],"Legal":[30],"Consultant,":[31],"Systems":[32],"Architect":[33],"Abstract":[34],"This":[35,127,280],"research":[36,117],"paper":[37,145],"establishes":[38],"a":[39,119,147,285,290],"formal":[40,152],"blueprint":[41],"for":[42,172],"translating":[43],"the":[44,97,103,165,196,247,251,275],"Gurav-Mesh":[45,252],"Stability":[46,253],"&":[47,183,254],"Propagation":[48,255],"Model":[49,256],"(GMSPM)":[50],"from":[51,284],"high-level":[52],"abstract":[53],"mathematical":[54,95,261],"frameworks":[55],"directly":[56,273],"silicon-level":[58],"binary":[59],"logic,":[60],"Arithmetic":[61],"Logic":[62],"Unit":[63],"(ALU)":[64],"hardware":[65,108],"pipelines,":[66],"microprocessor":[68],"core":[69,94,270],"architectures.":[70],"Traditional":[71],"mesh":[72,190],"networking":[73],"packet":[75,135,223],"routing":[76,224,271,283],"rely":[77],"heavily":[78],"on":[79],"software-stack":[80],"execution,":[81],"introducing":[82],"substantial":[83],"processing":[84,229],"overhead,":[85],"latency,":[86],"high":[88],"energy":[89],"consumption.":[90],"By":[91],"hardcoding":[92],"GMSPM\u2019s":[93],"formulations\u2014specifically":[96],"delivery":[98],"latency":[99],"equation":[100],"(T_delivery)":[101],"Hop-Count":[104],"TTL":[105],"boundary":[106],"(H_max)\u2014into":[107],"logic":[109],"gates,":[110],"registers,":[111],"L1/L2":[113],"cache":[114],"controllers,":[115],"this":[116,144],"introduces":[118],"novel":[120],"Architecture":[124],"(G-SIL":[125],"Series).":[126],"paradigm":[128],"eliminates":[129],"software":[130,202,287],"stack":[131],"delays,":[132],"achieves":[133],"sub-nanosecond":[134],"filtering,":[136],"zero-latency,":[138],"ultra-low":[139],"power":[140],"decentralized":[141],"routing.":[142],"Furthermore,":[143],"provides":[146],"robust":[148],"intellectual":[149],"property,":[150],"patentability,":[151],"patent":[153,179],"claims,":[154],"copyright":[156],"analysis":[157],"under":[158],"international":[159],"jurisprudence":[160],"Section":[162],"45":[163],"of":[164,201,250,278],"Copyright":[166],"Act,":[167],"1957,":[168],"establishing":[169],"clear":[170],"eligibility":[171],"semiconductor":[173],"layout":[174],"designs":[175],"system-on-chip":[177],"(SoC)":[178],"protection.":[180],"1.":[181],"Introduction":[182],"Theoretical":[184],"Foundation":[185],"Decentralized":[186],"communication":[187],"serverless":[189],"networks":[191],"have":[192],"traditionally":[193],"operated":[194],"within":[195],"application":[197],"transport":[199],"layers":[200],"protocol":[203],"stacks.":[204],"While":[205],"effective":[206],"in":[207,228],"intermittent":[208],"or":[209],"infrastructure-less":[210],"environments":[211],"(such":[212],"as":[213],"tactical":[214],"military":[215],"deployments,":[216],"subterranean":[217],"mining,":[218],"disaster":[220],"relief),":[221],"software-based":[222],"incurs":[225],"severe":[226],"limitations":[227],"speed,":[230],"clock-cycle":[231],"consumption,":[232],"thermal":[234],"efficiency.":[235],"To":[236],"overcome":[237],"these":[238],"physical":[239,265],"bottlenecks,":[240],"Gurav":[245],"formulated":[246],"hardware-level":[248],"translation":[249],"(GMSPM).":[257],"bridges":[259],"advanced":[260],"control":[262],"theory":[263],"with":[264],"computing":[266],"by":[267],"embedding":[268],"its":[269],"mechanics":[272],"silicon":[276],"substrate":[277],"microprocessors.":[279],"shifts":[281],"network":[282],"CPU-bound":[286],"task":[288],"to":[289],"native":[291],"hardware-accelerated":[292],"computation.":[293]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-11-07T00:00:00"}