{"id":"https://openalex.org/W7225277607","doi":null,"title":"FPGA Implementation of Efficient Polar Encoder and Decoder Architecture for 5G Wireless Communication","display_name":"FPGA Implementation of Efficient Polar Encoder and Decoder Architecture for 5G Wireless Communication","publication_year":2026,"publication_date":"2026-11-03","ids":{"openalex":"https://openalex.org/W7225277607"},"language":"en","primary_location":{"id":"pmh:oai:journal.ijresm.com:article/3562","doi":null,"is_oa":true,"landing_page_url":"https://journal.ijresm.com/index.php/index/article/view/3562","pdf_url":null,"source":{"id":"https://openalex.org/S4210198907","display_name":"International Journal of Research in Engineering Science and Management","issn_l":"2581-5792","issn":["2581-5792"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2581-5792","raw_type":"info:eu-repo/semantics/article"},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://journal.ijresm.com/index.php/index/article/view/3562","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5160715012","display_name":"S. Chandralekha","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chandralekha, S.","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5160609518","display_name":"Keshika Mariappan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mariappan, Keshika","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.85523962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.005900000222027302,"subfield":{"id":"https://openalex.org/subfields/2607","display_name":"Discrete Mathematics and Combinatorics"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0013000000035390258,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/polar-codes","display_name":"polar codes","score":0.9909999966621399},{"id":"https://openalex.org/keywords/polar-decoder","display_name":"polar decoder","score":0.9940000176429749},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6650000214576721},{"id":"https://openalex.org/keywords/5g-nr","display_name":"5G NR","score":0.9290000200271606},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.5709999799728394},{"id":"https://openalex.org/keywords/timing-analysis","display_name":"timing analysis","score":0.5339999794960022}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7328000068664551},{"id":"https://openalex.org/C2778808095","wikidata":"https://www.wikidata.org/wiki/Q3899825","display_name":"Puncturing","level":2,"score":0.7046999931335449},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6944000124931335},{"id":"https://openalex.org/C2778396592","wikidata":"https://www.wikidata.org/wiki/Q7209069","display_name":"Polar code","level":3,"score":0.5745000243186951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5306000113487244},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4970000088214874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47859999537467957},{"id":"https://openalex.org/C153207627","wikidata":"https://www.wikidata.org/wiki/Q863873","display_name":"Code word","level":3,"score":0.44929999113082886},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.40380001068115234},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.3840000033378601},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.3801000118255615},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.3718000054359436},{"id":"https://openalex.org/C157899210","wikidata":"https://www.wikidata.org/wiki/Q1395022","display_name":"Convolutional code","level":3,"score":0.350600004196167},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.3352999985218048},{"id":"https://openalex.org/C63435697","wikidata":"https://www.wikidata.org/wiki/Q864135","display_name":"Binary code","level":3,"score":0.32850000262260437},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.32519999146461487},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3237000107765198},{"id":"https://openalex.org/C137627569","wikidata":"https://www.wikidata.org/wiki/Q245471","display_name":"Cyclic redundancy check","level":3,"score":0.3012999892234802},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.2994999885559082},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29030001163482666},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2782000005245209},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.2754000127315521},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2720000147819519},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26910001039505005},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.2687999904155731},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.26489999890327454},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25760000944137573},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C202932441","wikidata":"https://www.wikidata.org/wiki/Q55611017","display_name":"Forward error correction","level":3,"score":0.2565999925136566}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:journal.ijresm.com:article/3562","doi":null,"is_oa":true,"landing_page_url":"https://journal.ijresm.com/index.php/index/article/view/3562","pdf_url":null,"source":{"id":"https://openalex.org/S4210198907","display_name":"International Journal of Research in Engineering Science and Management","issn_l":"2581-5792","issn":["2581-5792"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2581-5792","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:journal.ijresm.com:article/3562","doi":null,"is_oa":true,"landing_page_url":"https://journal.ijresm.com/index.php/index/article/view/3562","pdf_url":null,"source":{"id":"https://openalex.org/S4210198907","display_name":"International Journal of Research in Engineering Science and Management","issn_l":"2581-5792","issn":["2581-5792"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2581-5792","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7203790369","https://openalex.org/W4401567434","https://openalex.org/W7161950265","https://openalex.org/W4319996703","https://openalex.org/W2558172404","https://openalex.org/W4386766492","https://openalex.org/W4386391413","https://openalex.org/W2044229883","https://openalex.org/W4388894624","https://openalex.org/W4407321440"],"abstract_inverted_index":{"Polar":[0],"codes":[1,5,34],"are":[2,18,149,170,194],"error":[3],"correcting":[4],"used":[6],"in":[7,28,151,164],"channel":[8,22,27],"coding":[9,212],"to":[10,46,67,158],"maintain":[11],"the":[12,21,25,43,146,165,173,183],"reliability":[13],"of":[14,48,81],"transmitted":[15],"information.":[16],"They":[17],"adopted":[19],"as":[20],"code":[23,44,71],"for":[24,172,196,208,217],"control":[26],"5G":[29],"New":[30],"Radio.":[31],"Conventional":[32],"polar":[33,59,65,211],"commonly":[35],"use":[36],"a":[37,57,62,78],"2x2":[38],"binary":[39,96,174],"kernel,":[40],"which":[41],"restricts":[42],"length":[45],"powers":[47],"two.":[49],"This":[50],"work":[51,203],"presents":[52],"an":[53,205],"FPGA-oriented":[54],"architecture":[55,184,207],"combining":[56],"folded":[58],"encoder":[60,76],"with":[61,106,145],"semi-parallel":[63],"multi-kernel":[64,210],"decoder":[66,94,132],"support":[68],"more":[69],"flexible":[70,209],"lengths":[72],"and":[73,88,91,97,101,127,141,175,179,182,191,198,213,222],"rates.":[74],"The":[75,93,131,202],"reuses":[77],"limited":[79],"set":[80],"functional":[82],"units":[83],"over":[84],"scheduled":[85],"clock":[86,162],"cycles":[87],"incorporates":[89],"puncturing":[90],"shortening.":[92],"combines":[95],"ternary":[98],"processing":[99,177],"elements":[100,178],"corresponding":[102],"combinational":[103,180],"blocks,":[104,181],"together":[105],"Channel":[107],"LLR":[108,111,121],"RAM,":[109,112,115,117,120],"Internal":[110],"internal":[113],"beta":[114,124],"Codeword":[116],"Frozen":[118],"Pattern":[119],"bypass":[122,125],"registers,":[123,126],"dedicated":[128],"memory":[129],"interfaces.":[130],"data":[133],"path":[134],"is":[135,185],"further":[136,215],"modified":[137],"so":[138],"that":[139],"addition":[140],"subtraction":[142],"results":[143,193],"associated":[144],"g":[147],"operation":[148],"stored":[150],"separate":[152],"RAMs,":[153],"enabling":[154],"two":[155],"decoded":[156],"bits":[157],"be":[159],"produced":[160],"per":[161],"pulse":[163],"demonstrated":[166],"schedule.":[167],"Functional":[168],"simulations":[169],"performed":[171],"mixed":[176],"synthesized":[186],"using":[187],"Xilinx":[188],"Vivado.":[189],"Timing":[190],"resource-utilization":[192],"reported":[195],"Virtex-6":[197],"ZCU102":[199],"FPGA":[200],"configurations.":[201],"provides":[204],"implementation-oriented":[206],"identifies":[214],"scope":[216],"list":[218],"decoding,":[219],"hybrid":[220],"kernels,":[221],"ASIC":[223],"optimization.":[224]},"counts_by_year":[],"updated_date":"2026-11-06T12:05:46.655746","created_date":"2026-11-05T00:00:00"}