{"id":"https://openalex.org/W7224994121","doi":"https://doi.org/10.57159/jcmm.5.5.261287","title":"Single-Ended 7T SRAM Cell Design Using 18 nm FinFET Technology for Low-Power and High-Stability Nanoscale VLSI Applications","display_name":"Single-Ended 7T SRAM Cell Design Using 18 nm FinFET Technology for Low-Power and High-Stability Nanoscale VLSI Applications","publication_year":2026,"publication_date":"2026-10-31","ids":{"openalex":"https://openalex.org/W7224994121","doi":"https://doi.org/10.57159/jcmm.5.5.261287"},"language":"en","primary_location":{"id":"doi:10.57159/jcmm.5.5.261287","doi":"https://doi.org/10.57159/jcmm.5.5.261287","is_oa":true,"landing_page_url":"https://doi.org/10.57159/jcmm.5.5.261287","pdf_url":"https://jcmm.co.in/index.php/jcmm/article/download/1287/190","source":{"id":"https://openalex.org/S5407043543","display_name":"Journal of Computers Mechanical and Management","issn_l":"3009-075X","issn":["3009-075X"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers, Mechanical and Management","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://jcmm.co.in/index.php/jcmm/article/download/1287/190","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5160279334","display_name":"Govinda M R","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Govinda M R","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Hirasugar Institute of Technology, Nidasoshi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Hirasugar Institute of Technology, Nidasoshi, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5158875213","display_name":"Mallikarjun Sarsamba","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mallikarjun Sarsamba","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Hirasugar Institute of Technology, Nidasoshi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Hirasugar Institute of Technology, Nidasoshi, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5135276185","display_name":"Shridhar Mathad","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I3132975163","display_name":"KLE Technological University","ror":"https://ror.org/04yh52k23","country_code":"IN","type":"education","lineage":["https://openalex.org/I3132975163"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shridhar Mathad","raw_affiliation_strings":["Department of Physics, School of Advanced Sciences, KLE Technological University, Hubballi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, School of Advanced Sciences, KLE Technological University, Hubballi, India","institution_ids":["https://openalex.org/I3132975163"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.73566245,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"5","issue":"5","first_page":"42","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/7t-sram-cell","display_name":"7T SRAM cell","score":0.9039999842643738},{"id":"https://openalex.org/keywords/single-ended-sram","display_name":"single-ended SRAM","score":0.8299999833106995},{"id":"https://openalex.org/keywords/finfet","display_name":"FinFET","score":0.7960000038146973},{"id":"https://openalex.org/keywords/read-disturb","display_name":"read disturb","score":0.8669999837875366},{"id":"https://openalex.org/keywords/subthreshold-leakage","display_name":"subthreshold leakage","score":0.7910000085830688},{"id":"https://openalex.org/keywords/static-noise-margin","display_name":"static noise margin","score":0.7580000162124634},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.9179999828338623},{"id":"https://openalex.org/keywords/pvt-analysis","display_name":"PVT analysis","score":0.6629999876022339},{"id":"https://openalex.org/keywords/last-level-cache","display_name":"last-level cache","score":0.7139999866485596},{"id":"https://openalex.org/keywords/embedded-memory","display_name":"embedded memory","score":0.8529999852180481},{"id":"https://openalex.org/keywords/mobile-system-on-chip","display_name":"mobile system-on-chip","score":0.8519999980926514}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7638999819755554},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.6983000040054321},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.569599986076355},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5508000254631042},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5467000007629395},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.536300003528595},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5300999879837036},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.490200012922287},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48330000042915344},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4772999882698059},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4731999933719635},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4699000120162964},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4666999876499176},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.42980000376701355},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4244000017642975},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4169999957084656},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.40540000796318054},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.36489999294281006},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.3580000102519989},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3407999873161316},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.325300008058548},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31619998812675476},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3127000033855438},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3125999867916107},{"id":"https://openalex.org/C2781179661","wikidata":"https://www.wikidata.org/wiki/Q5074272","display_name":"Charge sharing","level":3,"score":0.30720001459121704},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.295199990272522},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29429998993873596},{"id":"https://openalex.org/C45206210","wikidata":"https://www.wikidata.org/wiki/Q2415817","display_name":"Nanoscopic scale","level":2,"score":0.2913999855518341},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.28929999470710754},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.2874999940395355},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.28679999709129333},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.28610000014305115},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.2840000092983246},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.28200000524520874},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.27390000224113464},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.2711000144481659},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.2540000081062317},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.2531999945640564},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.25270000100135803}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.57159/jcmm.5.5.261287","doi":"https://doi.org/10.57159/jcmm.5.5.261287","is_oa":true,"landing_page_url":"https://doi.org/10.57159/jcmm.5.5.261287","pdf_url":"https://jcmm.co.in/index.php/jcmm/article/download/1287/190","source":{"id":"https://openalex.org/S5407043543","display_name":"Journal of Computers Mechanical and Management","issn_l":"3009-075X","issn":["3009-075X"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers, Mechanical and Management","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.57159/jcmm.5.5.261287","doi":"https://doi.org/10.57159/jcmm.5.5.261287","is_oa":true,"landing_page_url":"https://doi.org/10.57159/jcmm.5.5.261287","pdf_url":"https://jcmm.co.in/index.php/jcmm/article/download/1287/190","source":{"id":"https://openalex.org/S5407043543","display_name":"Journal of Computers Mechanical and Management","issn_l":"3009-075X","issn":["3009-075X"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computers, Mechanical and Management","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7224994121.pdf","grobid_xml":"https://content.openalex.org/works/W7224994121.grobid-xml"},"referenced_works_count":34,"referenced_works":["https://openalex.org/W1753784006","https://openalex.org/W1989243598","https://openalex.org/W2004965314","https://openalex.org/W2035589388","https://openalex.org/W2051325927","https://openalex.org/W2067168777","https://openalex.org/W2089731760","https://openalex.org/W2095913060","https://openalex.org/W2106507957","https://openalex.org/W2118116654","https://openalex.org/W2122497527","https://openalex.org/W2123617776","https://openalex.org/W2135818056","https://openalex.org/W2158267481","https://openalex.org/W2328834603","https://openalex.org/W2344542627","https://openalex.org/W2952738319","https://openalex.org/W3029936693","https://openalex.org/W3209564207","https://openalex.org/W3211869536","https://openalex.org/W4200470254","https://openalex.org/W4290189380","https://openalex.org/W4293206255","https://openalex.org/W4295789387","https://openalex.org/W4322706857","https://openalex.org/W4360957331","https://openalex.org/W4376127291","https://openalex.org/W4379744004","https://openalex.org/W4381489113","https://openalex.org/W4385421755","https://openalex.org/W4390278024","https://openalex.org/W4403329716","https://openalex.org/W4406321503","https://openalex.org/W4417299037"],"related_works":["https://openalex.org/W7212230667","https://openalex.org/W4360957331","https://openalex.org/W2303793078","https://openalex.org/W7140189322","https://openalex.org/W7082986728","https://openalex.org/W4411484905","https://openalex.org/W2083292887","https://openalex.org/W3081455090","https://openalex.org/W7171152194","https://openalex.org/W4385755542"],"abstract_inverted_index":{"This":[0],"study":[1],"presents":[2],"the":[3,68,92,153,178,197,202,207,210,217,231],"design":[4],"and":[5,39,52,57,85,107,118,121,131,163,240,245],"performance":[6],"evaluation":[7,103],"of":[8,159,173,177,216],"a":[9,43,58,148,234],"single-ended":[10],"seven-transistor":[11],"(7T)":[12],"static":[13,109,212],"random-access":[14],"memory":[15,242],"(SRAM)":[16],"cell":[17,35,72,140,208,232],"in":[18,166,243],"18":[19,94],"nm":[20,95],"fin":[21],"field-effect":[22],"transistor":[23],"(FinFET)":[24],"technology":[25],"for":[26,237],"low-power,":[27],"high-stability":[28],"nanoscale":[29],"very-large-scale":[30],"integration":[31],"(VLSI)":[32],"applications.":[33,249],"The":[34,71,102,138,181,191],"combines":[36],"separate":[37],"read":[38,46,55],"write":[40,108,193],"bitline":[41],"paths,":[42],"transmission-gate":[44],"(TG)":[45],"port":[47],"that":[48,63,176,195],"removes":[49],"read-bitline":[50],"precharging":[51],"substantially":[53],"reduces":[54,141],"disturb,":[56],"virtual-ground":[59],"(VGND)":[60],"power-gating":[61],"scheme":[62],"suppresses":[64],"subthreshold":[65],"leakage":[66,119,142],"through":[67],"body":[69],"effect.":[70],"is":[73,187,233],"benchmarked":[74],"against":[75],"nine":[76],"existing":[77],"topologies":[78],"(6T,":[79],"7T,":[80],"two":[81],"8T,":[82],"9T,":[83],"10T,":[84],"three":[86],"Schmitt-trigger":[87],"cells),":[88],"all":[89,160],"re-simulated":[90],"at":[91,169],"same":[93],"FinFET":[96],"node":[97],"to":[98,147,189],"remove":[99],"cross-technology":[100],"bias.":[101],"covers":[104],"hold,":[105],"read,":[106],"noise":[110,214],"margins":[111],"(SNM),":[112],"write-trip":[113,155,198],"voltage,":[114],"access":[115],"time,":[116],"dynamic":[117],"power,":[120],"energy-delay":[122],"product":[123],"(EDP),":[124],"together":[125],"with":[126,135],"five-corner":[127],"process-voltage-temperature":[128],"(PVT)":[129],"analysis":[130],"Monte":[132,183],"Carlo":[133,184],"simulation":[134],"1000":[136],"samples.":[137],"proposed":[139],"power":[143],"by":[144],"75.6%":[145],"relative":[146],"conventional":[149],"6T":[150,179],"cell,":[151],"achieves":[152],"highest":[154],"voltage":[156,199,213],"(615.2":[157],"mV)":[158],"compared":[161,218],"cells,":[162],"ranks":[164],"fourth-lowest":[165],"normalized":[167],"EDP,":[168],"an":[170],"estimated":[171],"area":[172],"1.18":[174],"times":[175],"cell.":[180],"combined":[182],"functional":[185],"yield":[186],"96.9%":[188],"97.8%.":[190],"VGND-float":[192],"assist":[194],"maximizes":[196],"also":[200],"weakens":[201],"hold-mode":[203],"pull-down":[204],"strength,":[205],"so":[206],"has":[209],"lowest":[211],"margin":[215],"topologies.":[219],"All":[220],"results":[221],"are":[222],"obtained":[223],"from":[224],"schematic-level":[225],"(pre-layout)":[226],"simulation.":[227],"Within":[228],"these":[229],"limits,":[230],"suitable":[235],"candidate":[236],"last-level":[238],"cache":[239],"embedded":[241],"area-":[244],"power-constrained":[246],"mobile":[247],"system-on-chip":[248]},"counts_by_year":[],"updated_date":"2026-11-02T09:45:03.842371","created_date":"2026-11-01T00:00:00"}