{"id":"https://openalex.org/W7224466767","doi":"https://doi.org/10.46387/bjesr.1989621","title":"FPGA Tabanl\u0131 E\u011fitilebilir Sinirsel A\u011f Modeli Tasar\u0131m\u0131","display_name":"FPGA Tabanl\u0131 E\u011fitilebilir Sinirsel A\u011f Modeli Tasar\u0131m\u0131","publication_year":2026,"publication_date":"2026-07-08","ids":{"openalex":"https://openalex.org/W7224466767","doi":"https://doi.org/10.46387/bjesr.1989621"},"language":"tr","primary_location":{"id":"pmh:oai:dergipark.org.tr:article/1989621","doi":"https://doi.org/10.46387/bjesr.1989621","is_oa":true,"landing_page_url":"https://izlik.org/JA49BY37JC","pdf_url":"https://dergipark.org.tr/tr/download/article-file/6198532","source":{"id":"https://openalex.org/S4306401840","display_name":"DergiPark (Istanbul University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67581229","host_organization_name":"Istanbul University","host_organization_lineage":["https://openalex.org/I67581229"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"M\u00fchendislik Bilimleri ve Ara\u015ft\u0131rmalar\u0131 Dergisi, Vol. 8 No. 2","raw_type":"info:eu-repo/semantics/article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dergipark.org.tr/tr/download/article-file/6198532","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088419167","display_name":"Abdelkader LAZZEM","orcid":"https://orcid.org/0000-0003-0136-356X","observed_orcids":["https://orcid.org/0000-0003-0136-356X"]},"institutions":[{"id":"https://openalex.org/I4387154643","display_name":"Sakarya Uygulamal\u0131 Bilimler \u00dcniversitesi","ror":"https://ror.org/01shwhq58","country_code":"TR","type":"education","lineage":["https://openalex.org/I4387154643"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Lazzem, Abdelkader","raw_affiliation_strings":["SAKARYA UYGULAMALI B\u0130L\u0130MLER \u00dcN\u0130VERS\u0130TES\u0130"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SAKARYA UYGULAMALI B\u0130L\u0130MLER \u00dcN\u0130VERS\u0130TES\u0130","institution_ids":["https://openalex.org/I4387154643"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088940764","display_name":"Halit \u00d6ztekin","orcid":"https://orcid.org/0000-0001-8598-4763","observed_orcids":["https://orcid.org/0000-0001-8598-4763"]},"institutions":[{"id":"https://openalex.org/I4387154643","display_name":"Sakarya Uygulamal\u0131 Bilimler \u00dcniversitesi","ror":"https://ror.org/01shwhq58","country_code":"TR","type":"education","lineage":["https://openalex.org/I4387154643"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"\u00d6ztekin, Halit","raw_affiliation_strings":["SAKARYA UYGULAMALI B\u0130L\u0130MLER \u00dcN\u0130VERS\u0130TES\u0130"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SAKARYA UYGULAMALI B\u0130L\u0130MLER \u00dcN\u0130VERS\u0130TES\u0130","institution_ids":["https://openalex.org/I4387154643"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076132843","display_name":"Feyzullah Temurta\u015f","orcid":"https://orcid.org/0000-0002-3158-4032","observed_orcids":["https://orcid.org/0000-0002-3158-4032"]},"institutions":[{"id":"https://openalex.org/I4210155103","display_name":"Ostim Technical University","ror":"https://ror.org/049xhb141","country_code":"TR","type":"education","lineage":["https://openalex.org/I4210155103"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Temurta\u015f, Feyzullah","raw_affiliation_strings":["OST\u0130M TEKN\u0130K \u00dcN\u0130VERS\u0130TES\u0130"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"OST\u0130M TEKN\u0130K \u00dcN\u0130VERS\u0130TES\u0130","institution_ids":["https://openalex.org/I4210155103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017114089","display_name":"Onursal \u00c7etin","orcid":"https://orcid.org/0000-0001-5220-3959","observed_orcids":["https://orcid.org/0000-0001-5220-3959"]},"institutions":[{"id":"https://openalex.org/I4210127199","display_name":"T\u00fcrksat (Turkey)","ror":"https://ror.org/03fs0qz59","country_code":"TR","type":"company","lineage":["https://openalex.org/I4210127199"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"\u00c7etin, Onursal","raw_affiliation_strings":["T\u00dcRKSAT A.\u015e"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"T\u00dcRKSAT A.\u015e","institution_ids":["https://openalex.org/I4210127199"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088419167"],"corresponding_institution_ids":["https://openalex.org/I4387154643"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.46239998936653137,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.46239998936653137,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.29660001397132874,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7630000114440918},{"id":"https://openalex.org/keywords/neural-network-hardware","display_name":"neural network hardware","score":0.8050000071525574},{"id":"https://openalex.org/keywords/backpropagation","display_name":"backpropagation","score":0.6330000162124634},{"id":"https://openalex.org/keywords/sigmoid-activation-function","display_name":"sigmoid activation function","score":0.7310000061988831},{"id":"https://openalex.org/keywords/floating-point-arithmetic","display_name":"floating-point arithmetic","score":0.8059999942779541},{"id":"https://openalex.org/keywords/vhdl-design","display_name":"VHDL design","score":0.6759999990463257},{"id":"https://openalex.org/keywords/finite-state-machine-control","display_name":"finite state machine control","score":0.9300000071525574},{"id":"https://openalex.org/keywords/xor-problem","display_name":"XOR problem","score":0.7319999933242798},{"id":"https://openalex.org/keywords/hardware-parallelism","display_name":"hardware parallelism","score":0.8870000243186951},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.7289999723434448}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7314000129699707},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6553999781608582},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6244000196456909},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6139000058174133},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5789999961853027},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5699999928474426},{"id":"https://openalex.org/C155032097","wikidata":"https://www.wikidata.org/wiki/Q798503","display_name":"Backpropagation","level":3,"score":0.4878000020980835},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.47279998660087585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44359999895095825},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.43140000104904175},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4271000027656555},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.40630000829696655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3982999920845032},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.3885999917984009},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3718999922275543},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.33980000019073486},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.32260000705718994},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.3142000138759613},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.29739999771118164},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.29499998688697815},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29429998993873596},{"id":"https://openalex.org/C81388566","wikidata":"https://www.wikidata.org/wiki/Q526668","display_name":"Sigmoid function","level":3,"score":0.2915000021457672},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.2883000075817108},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2802000045776367},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2671000063419342},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26499998569488525},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.26489999890327454},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2628999948501587},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.2574000060558319},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2563000023365021},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25609999895095825}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:dergipark.org.tr:article/1989621","doi":"https://doi.org/10.46387/bjesr.1989621","is_oa":true,"landing_page_url":"https://izlik.org/JA49BY37JC","pdf_url":"https://dergipark.org.tr/tr/download/article-file/6198532","source":{"id":"https://openalex.org/S4306401840","display_name":"DergiPark (Istanbul University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67581229","host_organization_name":"Istanbul University","host_organization_lineage":["https://openalex.org/I67581229"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"M\u00fchendislik Bilimleri ve Ara\u015ft\u0131rmalar\u0131 Dergisi, Vol. 8 No. 2","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:dergipark.org.tr:article/1989621","doi":"https://doi.org/10.46387/bjesr.1989621","is_oa":true,"landing_page_url":"https://izlik.org/JA49BY37JC","pdf_url":"https://dergipark.org.tr/tr/download/article-file/6198532","source":{"id":"https://openalex.org/S4306401840","display_name":"DergiPark (Istanbul University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67581229","host_organization_name":"Istanbul University","host_organization_lineage":["https://openalex.org/I67581229"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"M\u00fchendislik Bilimleri ve Ara\u015ft\u0131rmalar\u0131 Dergisi, Vol. 8 No. 2","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7224466767.pdf","grobid_xml":"https://content.openalex.org/works/W7224466767.grobid-xml"},"referenced_works_count":3,"referenced_works":["https://openalex.org/W2620342231","https://openalex.org/W2947629474","https://openalex.org/W4297812065"],"related_works":["https://openalex.org/W2185555319","https://openalex.org/W1647735999","https://openalex.org/W2540646523","https://openalex.org/W2343564958","https://openalex.org/W2792219760","https://openalex.org/W2943446125","https://openalex.org/W2997670160","https://openalex.org/W2111962489","https://openalex.org/W2998431705","https://openalex.org/W4316659625"],"abstract_inverted_index":{"This":[0],"study":[1],"presents":[2],"the":[3,42,51,57,72,110,115,122,126,135],"design":[4,67],"and":[5,30,41,60,80,100,114,147],"implementation":[6],"of":[7,24,121],"a":[8,15,34,98,152],"trainable":[9],"artificial":[10,25],"neural":[11],"network":[12,47,123],"(ANN)":[13],"on":[14],"Field-Programmable":[16],"Gate":[17],"Array":[18],"(FPGA).":[19],"The":[20,46,83,104,131],"proposed":[21,105,136],"architecture":[22,85,139],"consists":[23],"neurons":[26],"with":[27],"two":[28],"inputs":[29],"one":[31],"output,":[32],"employing":[33],"16-bit":[35],"floating-point":[36],"representation":[37],"for":[38,155],"arithmetic":[39],"operations":[40],"Sigmoid":[43],"activation":[44],"function.":[45],"is":[48,69,74,86,107],"trained":[49],"using":[50,90,109],"backpropagation":[52],"algorithm":[53],"to":[54,96,125],"iteratively":[55],"update":[56],"connection":[58],"weights":[59],"improve":[61],"prediction":[62],"accuracy.":[63],"A":[64],"bottom-up":[65],"hardware":[66,102,142,158],"methodology":[68],"adopted,":[70],"where":[71],"ANN":[73,138],"constructed":[75],"from":[76],"modular":[77],"neuron":[78],"units":[79],"their":[81],"interconnections.":[82],"entire":[84],"implemented":[87],"in":[88],"VHDL":[89],"finite":[91],"state":[92],"machine":[93],"(FSM)-based":[94],"control":[95],"achieve":[97],"scalable":[99],"efficient":[101],"realization.":[103],"model":[106],"validated":[108],"XOR":[111],"classification":[112],"problem,":[113],"experimental":[116],"results":[117],"demonstrate":[118],"successful":[119],"convergence":[120],"outputs":[124],"expected":[127],"values":[128],"after":[129],"training.":[130],"findings":[132],"indicate":[133],"that":[134],"FPGA-based":[137],"effectively":[140],"exploits":[141],"parallelism":[143],"while":[144],"providing":[145],"flexibility":[146],"energy":[148],"efficiency,":[149],"making":[150],"it":[151],"promising":[153],"solution":[154],"real-time":[156],"intelligent":[157],"applications.":[159]},"counts_by_year":[],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2026-10-30T00:00:00"}