{"id":"https://openalex.org/W7224455010","doi":"https://doi.org/10.1109/tcsi.2026.3745201","title":"A 1.22 fJ/bit/Search Shared BL/SL Single-Ended 32\u00d732 CAM Using 40-nm CMOS Process","display_name":"A 1.22 fJ/bit/Search Shared BL/SL Single-Ended 32\u00d732 CAM Using 40-nm CMOS Process","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7224455010","doi":"https://doi.org/10.1109/tcsi.2026.3745201"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2026.3745201","doi":"https://doi.org/10.1109/tcsi.2026.3745201","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3745201","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsi.2026.3745201","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077220045","display_name":"Chua\u2010Chin Wang","orcid":"https://orcid.org/0000-0002-2426-2879","observed_orcids":["https://orcid.org/0000-0002-2426-2879"]},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chua-Chin Wang","raw_affiliation_strings":["National Sun Yat-sen University"],"raw_orcid":"https://orcid.org/0000-0002-2426-2879","affiliations":[{"raw_affiliation_string":"National Sun Yat-sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032520334","display_name":"Leenendra Chowdary Gunnam","orcid":"https://orcid.org/0000-0002-1884-5285","observed_orcids":["https://orcid.org/0000-0002-1884-5285"]},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Leenendra Chowdary Gunnam","raw_affiliation_strings":["National Sun Yat-sen University (NSYSU)"],"raw_orcid":"https://orcid.org/0000-0002-1884-5285","affiliations":[{"raw_affiliation_string":"National Sun Yat-sen University (NSYSU)","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5160144753","display_name":"Wei-Zhen Chen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I142974352","display_name":"National Sun Yat-sen University","ror":"https://ror.org/00mjawt10","country_code":"TW","type":"education","lineage":["https://openalex.org/I142974352"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zhen Chen","raw_affiliation_strings":["National Sun Yat-sen University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Sun Yat-sen University","institution_ids":["https://openalex.org/I142974352"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069376404","display_name":"Ralph Gerard B. Sangalang","orcid":"https://orcid.org/0000-0002-4120-382X","observed_orcids":["https://orcid.org/0000-0002-4120-382X"]},"institutions":[{"id":"https://openalex.org/I3516337","display_name":"Batangas State University","ror":"https://ror.org/019en2y21","country_code":"PH","type":"education","lineage":["https://openalex.org/I3516337"]},{"id":"https://openalex.org/I4405280902","display_name":"Batangas State University-Alangilan","ror":"https://ror.org/03jzv0390","country_code":"PH","type":"education","lineage":["https://openalex.org/I3516337","https://openalex.org/I4405280902"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Ralph Gerard B. Sangalang","raw_affiliation_strings":["Batangas State University, The National Engineering University, Alangilan"],"raw_orcid":"https://orcid.org/0000-0002-4120-382X","affiliations":[{"raw_affiliation_string":"Batangas State University, The National Engineering University, Alangilan","institution_ids":["https://openalex.org/I3516337","https://openalex.org/I4405280902"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":{"value":2645,"currency":"USD","value_usd":2645},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.5015000104904175,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.5015000104904175,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.4722000062465668,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.012199999764561653,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"content-addressable memory","score":0.925000011920929},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"dynamic voltage scaling","score":0.8799999952316284},{"id":"https://openalex.org/keywords/low-voltage-operation","display_name":"low-voltage operation","score":0.7929999828338623},{"id":"https://openalex.org/keywords/standby-leakage-power","display_name":"standby leakage power","score":0.652999997138977},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"built-in self-test","score":0.8820000290870667},{"id":"https://openalex.org/keywords/40-nm-cmos","display_name":"40-nm CMOS","score":0.8840000033378601}],"concepts":[{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.526199996471405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5202999711036682},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5002999901771545},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4763999879360199},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4081000089645386},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.32839998602867126},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3181999921798706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30809998512268066},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.3075999915599823},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2937000095844269},{"id":"https://openalex.org/C108811297","wikidata":"https://www.wikidata.org/wiki/Q214518","display_name":"Admittance","level":3,"score":0.29089999198913574},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2782999873161316},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2678999900817871},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.263700008392334},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26159998774528503},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.26100000739097595},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.25859999656677246},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.25519999861717224},{"id":"https://openalex.org/C2989121073","wikidata":"https://www.wikidata.org/wiki/Q1309019","display_name":"Transient analysis","level":3,"score":0.2540000081062317}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2026.3745201","doi":"https://doi.org/10.1109/tcsi.2026.3745201","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3745201","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2026.3745201","doi":"https://doi.org/10.1109/tcsi.2026.3745201","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3745201","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.428600013256073}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4396568741","https://openalex.org/W2000119008","https://openalex.org/W2163012077","https://openalex.org/W2935416001","https://openalex.org/W2157360158","https://openalex.org/W2150505539","https://openalex.org/W2101739742","https://openalex.org/W2966917754","https://openalex.org/W3151077613","https://openalex.org/W57009416"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24,63,102,166,175,185,193,199],"fully":[4],"integrated,":[5],"energy-efficient$32\\times":[6],"32$content":[7],"addressable":[8],"memory":[9,14],"(CAM)":[10],"based":[11],"on":[12,33],"single-ended":[13,69],"cells":[15],"to":[16,96,125],"realize":[17],"an":[18,116,210],"access":[19],"and":[20,27,36,45,59,67,75,129,143,148,158,215],"search":[21,60,76,159,194],"architecture":[22,121],"with":[23,170,192],"shared":[25],"bit-line":[26],"search-line":[28],"(BL/SL).":[29],"Traditional":[30],"CAMs":[31],"depend":[32],"differential":[34],"bit-lines":[35],"search-lines,":[37],"which":[38],"introduce":[39],"excessive":[40],"routing":[41],"capacitance,":[42],"power":[43,178],"consumption,":[44],"redundant":[46],"switching":[47],"activity.":[48],"To":[49],"address":[50],"these":[51],"issues,":[52],"the":[53,72,89,154,162,171,206],"proposed":[54,134,163,207],"design":[55],"combines":[56],"read,":[57,74,156],"write":[58],"signaling":[61],"into":[62],"single":[64],"physical":[65],"line":[66,110],"adopts":[68],"operation":[70],"throughout":[71],"write,":[73,157],"modes.":[77],"A":[78],"dynamic":[79],"voltage":[80,87],"scaling":[81],"(DVS)":[82],"controller":[83],"manages":[84],"local":[85],"supply":[86,168],"at":[88,165,198],"column":[90],"level":[91],"for":[92,213],"each":[93],"CAM":[94,135,164,208],"cell":[95],"reduce":[97],"standby":[98],"leakage":[99],"power,":[100],"while":[101],"regenerative":[103],"sense":[104],"amplifier":[105],"(Re-SA)":[106],"aids":[107],"full-swing":[108],"match":[109],"sensing":[111],"under":[112],"low-voltage":[113],"operation.":[114],"Furthermore,":[115],"on-chip":[117],"built-in":[118],"self-test":[119],"(BIST)":[120],"is":[122,136],"also":[123],"integrated":[124],"improve":[126],"observability,":[127],"controllability,":[128],"silicon":[130,149],"validation":[131],"efficiency.":[132],"The":[133],"implemented":[137],"using":[138],"TSMC":[139],"40-nm":[140],"CMOS":[141],"technology":[142],"confirmed":[144],"through":[145],"post-layout":[146],"simulations":[147],"measurements.":[150],"Measurement":[151],"results":[152],"validate":[153,205],"correct":[155],"functionality":[160],"of":[161,180,189,196],"0.9-V":[167],"voltage,":[169],"fabricated":[172],"prototype":[173],"exhibiting":[174],"total":[176],"chip":[177],"dissipation":[179],"6.14":[181],"mW.":[182],"It":[183],"achieves":[184],"measured":[186],"energy":[187],"efficiency":[188],"1.22":[190],"fJ/bit/search":[191],"time":[195],"2.16ns":[197],"20-MHz":[200],"clock":[201],"frequency.":[202],"These":[203],"findings":[204],"as":[209],"energy-efficient":[211],"solution":[212],"lookup-intensive":[214],"power-constrained":[216],"applications.":[217]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-10-30T00:00:00"}