{"id":"https://openalex.org/W7224147132","doi":null,"title":"Validaci\u00f3n del flujo de dise\u00f1o de circuitos integrados digitales con herramientas de c\u00f3digo abierto en los entornos eFabless y IEEE-SSCS PICO","display_name":"Validaci\u00f3n del flujo de dise\u00f1o de circuitos integrados digitales con herramientas de c\u00f3digo abierto en los entornos eFabless y IEEE-SSCS PICO","publication_year":2026,"publication_date":"2026-10-24","ids":{"openalex":"https://openalex.org/W7224147132"},"language":"es","primary_location":{"id":"pmh:oai:idus.us.es:11441/190770","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/11441/190770","pdf_url":"https://idus.us.es/bitstreams/9994aea7-cfab-435f-b51e-3b381e800bd1/download","source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"master thesis"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/bitstreams/9994aea7-cfab-435f-b51e-3b381e800bd1/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5160061074","display_name":"Alejandro Callej\u00f3n Reche","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Callej\u00f3n Reche, Alejandro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5160061074"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8589000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8589000105857849,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07680000364780426,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.01720000058412552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-integrated-circuit-design","display_name":"digital integrated circuit design","score":0.8109999895095825},{"id":"https://openalex.org/keywords/open-source-design-tools","display_name":"open-source design tools","score":0.7820000052452087},{"id":"https://openalex.org/keywords/open-source-hardware","display_name":"open-source hardware","score":0.38199999928474426},{"id":"https://openalex.org/keywords/open-source-software","display_name":"open source software","score":0.48500001430511475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.506600022315979},{"id":"https://openalex.org/C15708023","wikidata":"https://www.wikidata.org/wiki/Q80083","display_name":"Humanities","level":1,"score":0.17730000615119934},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16619999706745148},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.164900004863739},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.16040000319480896},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.14509999752044678},{"id":"https://openalex.org/C61797465","wikidata":"https://www.wikidata.org/wiki/Q1188986","display_name":"Term (time)","level":2,"score":0.14429999887943268},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13979999721050262},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.1363999992609024},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.13330000638961792}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:idus.us.es:11441/190770","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/11441/190770","pdf_url":"https://idus.us.es/bitstreams/9994aea7-cfab-435f-b51e-3b381e800bd1/download","source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"master thesis"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/190770","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/11441/190770","pdf_url":"https://idus.us.es/bitstreams/9994aea7-cfab-435f-b51e-3b381e800bd1/download","source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"master thesis"},"sustainable_development_goals":[{"score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7224147132.pdf","grobid_xml":"https://content.openalex.org/works/W7224147132.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7004890930","https://openalex.org/W2742091175","https://openalex.org/W7061387243","https://openalex.org/W3095214864","https://openalex.org/W7008949990","https://openalex.org/W2304311572","https://openalex.org/W12516161","https://openalex.org/W2604669016","https://openalex.org/W2277118418","https://openalex.org/W7046601982"],"abstract_inverted_index":{"M\u00e1ster":[0],"Universitario":[1],"en":[2],"Microelectr\u00f3nica:":[3],"Dise\u00f1o":[4],"y":[5],"Aplicaciones":[6],"de":[7],"Sistemas":[8],"Micro/Nanom\u00e9tricos":[9]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2026-10-29T00:00:00"}