{"id":"https://openalex.org/W7220795073","doi":null,"title":"Resource-efficient FPGA acceleration for machine learning applications through HLS","display_name":"Resource-efficient FPGA acceleration for machine learning applications through HLS","publication_year":2022,"publication_date":"2022-02-25","ids":{"openalex":"https://openalex.org/W7220795073"},"language":"en","primary_location":{"id":"pmh:oai:www.ideals.illinois.edu:2142/115509","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/2142/115509","pdf_url":"https://www.ideals.illinois.edu/items/124693/bitstreams/409802/data.pdf","source":{"id":"https://openalex.org/S4306401358","display_name":"Illinois Digital Environment for Access to Learning and Scholarship (University of Illinois at Urbana-Champaign)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I2801919071","host_organization_name":"University of Illinois System","host_organization_lineage":["https://openalex.org/I2801919071"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.ideals.illinois.edu/items/124693/bitstreams/409802/data.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5157698238","display_name":"Xinheng Liu","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Liu, Xinheng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5157698238"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.002899999963119626,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0008999999845400453,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-acceleration","display_name":"FPGA acceleration","score":0.925000011920929},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.6880000233650208},{"id":"https://openalex.org/keywords/deep-learning-hardware","display_name":"deep learning hardware","score":0.546999990940094},{"id":"https://openalex.org/keywords/resource-balancing","display_name":"resource balancing","score":0.7699999809265137},{"id":"https://openalex.org/keywords/winograd-convolution","display_name":"Winograd convolution","score":0.7900000214576721},{"id":"https://openalex.org/keywords/systolic-architecture","display_name":"systolic architecture","score":0.9449999928474426},{"id":"https://openalex.org/keywords/latency-reduction","display_name":"latency reduction","score":0.781000018119812}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6176000237464905},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5217999815940857},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5020999908447266},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.462799996137619},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.3882000148296356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38199999928474426},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.3174000084400177},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.26589998602867126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.258899986743927},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.24879999458789825}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:www.ideals.illinois.edu:2142/115509","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/2142/115509","pdf_url":"https://www.ideals.illinois.edu/items/124693/bitstreams/409802/data.pdf","source":{"id":"https://openalex.org/S4306401358","display_name":"Illinois Digital Environment for Access to Learning and Scholarship (University of Illinois at Urbana-Champaign)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I2801919071","host_organization_name":"University of Illinois System","host_organization_lineage":["https://openalex.org/I2801919071"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"}],"best_oa_location":{"id":"pmh:oai:www.ideals.illinois.edu:2142/115509","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/2142/115509","pdf_url":"https://www.ideals.illinois.edu/items/124693/bitstreams/409802/data.pdf","source":{"id":"https://openalex.org/S4306401358","display_name":"Illinois Digital Environment for Access to Learning and Scholarship (University of Illinois at Urbana-Champaign)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I2801919071","host_organization_name":"University of Illinois System","host_organization_lineage":["https://openalex.org/I2801919071"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7220795073.pdf","grobid_xml":"https://content.openalex.org/works/W7220795073.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W2018055497","https://openalex.org/W2073137766","https://openalex.org/W2094756095","https://openalex.org/W2096733369","https://openalex.org/W2117130368","https://openalex.org/W2276486856","https://openalex.org/W2508429489","https://openalex.org/W2555618208","https://openalex.org/W2584311934","https://openalex.org/W2585560244","https://openalex.org/W2585720638","https://openalex.org/W2919115771","https://openalex.org/W2949245006","https://openalex.org/W2949650786","https://openalex.org/W2955356834","https://openalex.org/W2962856739","https://openalex.org/W2963403664","https://openalex.org/W3004171485"],"related_works":["https://openalex.org/W7139480270","https://openalex.org/W7155363110","https://openalex.org/W7096102701","https://openalex.org/W7220792831","https://openalex.org/W7220756549","https://openalex.org/W2897671191","https://openalex.org/W7220778080","https://openalex.org/W6893765468","https://openalex.org/W7126322868","https://openalex.org/W6929894686"],"abstract_inverted_index":{"We":[0,28,45,66],"implemented":[1],"a":[2,11,30,47,68],"high-performance":[3],"deep-learning-based":[4],"video":[5],"content":[6],"recognition":[7],"application.Meanwhile,":[8],"we":[9],"proposed":[10,46,67],"resource":[12],"balancing":[13],"algorithm":[14,70],"to":[15,20,35],"allocate":[16],"proper":[17],"computation":[18,74],"resources":[19],"different":[21],"DNN":[22,42],"layers":[23,54],"and":[24,55],"achieved":[25],"minimized":[26],"latency.2.":[27],"developed":[29],"fine-grained":[31],"inter-layer":[32],"pipeline":[33],"architecture":[34,51],"enable":[36],"the":[37,57,62,73,78],"overlapping":[38],"of":[39,41,77],"execution":[40],"layer":[43],"operations.3.":[44],"high-efficiency":[48],"Winograd":[49,63],"systolic":[50,64],"for":[52],"convolution":[53],"explored":[56],"memory":[58],"banking":[59],"optimization":[60],"in":[61,81],"architecture.4.":[65],"novel":[69],"that":[71],"maximizes":[72],"unit":[75],"efficiency":[76],"hardware":[79],"platform":[80],"DNN-related":[82],"applications.":[83]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-10-07T00:00:00"}