{"id":"https://openalex.org/W7220716858","doi":"https://doi.org/10.48550/arxiv.2610.04808","title":"Alkaid: A Compiler Framework for Ultra-Low-Latency Kernels on Hardware","display_name":"Alkaid: A Compiler Framework for Ultra-Low-Latency Kernels on Hardware","publication_year":2026,"publication_date":"2026-10-03","ids":{"openalex":"https://openalex.org/W7220716858","doi":"https://doi.org/10.48550/arxiv.2610.04808"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2610.04808","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2610.04808","pdf_url":"https://arxiv.org/pdf/2610.04808","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2610.04808","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5157761434","display_name":"Chang Sun","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sun, Chang","raw_affiliation_strings":["California Institute of Technology , USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology , USA;","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054475218","display_name":"Zhiqiang Que","orcid":"https://orcid.org/0000-0002-9263-6529","observed_orcids":["https://orcid.org/0000-0002-9263-6529"]},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]},{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Que, Zhiqiang","raw_affiliation_strings":["Imperial College London , UK;","University of Bristol , UK;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London , UK;","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"University of Bristol , UK;","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087162281","display_name":"Dimitrios Danopoulos","orcid":"https://orcid.org/0000-0001-9327-5983","observed_orcids":["https://orcid.org/0000-0001-9327-5983"]},"institutions":[{"id":"https://openalex.org/I67311998","display_name":"European Organization for Nuclear Research","ror":"https://ror.org/01ggx4157","country_code":"CH","type":"facility","lineage":["https://openalex.org/I67311998"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Danopoulos, Dimitrios","raw_affiliation_strings":["CERN , Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CERN , Switzerland","institution_ids":["https://openalex.org/I67311998"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106315352","display_name":"Maurizio Pierini B","orcid":"https://orcid.org/0000-0003-1939-4268","observed_orcids":["https://orcid.org/0000-0003-1939-4268","https://orcid.org/0000-0003-3303-6301"]},"institutions":[{"id":"https://openalex.org/I67311998","display_name":"European Organization for Nuclear Research","ror":"https://ror.org/01ggx4157","country_code":"CH","type":"facility","lineage":["https://openalex.org/I67311998"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierini, Maurizio","raw_affiliation_strings":["CERN , Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CERN , Switzerland","institution_ids":["https://openalex.org/I67311998"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne W. Luk","orcid":"https://orcid.org/0000-0002-6750-927X","observed_orcids":["https://orcid.org/0000-0002-6750-927X"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Luk, Wayne","raw_affiliation_strings":["Imperial College London , UK;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imperial College London , UK;","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130215284","display_name":"Maria Spiropulu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spiropulu, Maria","raw_affiliation_strings":["California Institute of Technology , USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California Institute of Technology , USA;","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domain-specific-compiler","display_name":"domain-specific compiler","score":0.828000009059906},{"id":"https://openalex.org/keywords/register-transfer-level-synthesis","display_name":"register-transfer level synthesis","score":0.753000020980835},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.9670000076293945},{"id":"https://openalex.org/keywords/fixed-point-arithmetic","display_name":"fixed-point arithmetic","score":0.9470000267028809},{"id":"https://openalex.org/keywords/hardware-aware-optimization","display_name":"hardware-aware optimization","score":0.7689999938011169},{"id":"https://openalex.org/keywords/analytical-performance-model","display_name":"analytical performance model","score":0.7170000076293945},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"design space exploration","score":0.9869999885559082},{"id":"https://openalex.org/keywords/hls4ml","display_name":"hls4ml","score":0.7870000004768372},{"id":"https://openalex.org/keywords/graph-neural-networks","display_name":"graph neural networks","score":0.6309999823570251},{"id":"https://openalex.org/keywords/transformer","display_name":"transformer models","score":0.8899999856948853},{"id":"https://openalex.org/keywords/boosted-decision-tree","display_name":"boosted decision trees","score":0.6399999856948853},{"id":"https://openalex.org/keywords/sorting-networks","display_name":"sorting networks","score":0.9419999718666077},{"id":"https://openalex.org/keywords/histograms","display_name":"histograms","score":0.847000002861023}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8519999980926514},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8339999914169312},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6534000039100647},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.640999972820282},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5396000146865845},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4133000075817108},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.39890000224113464},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.3944000005722046},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.38510000705718994},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.3824999928474426},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.37959998846054077},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.3785000145435333},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.3677000105381012},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.34360000491142273},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.3398999869823456},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33480000495910645},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.3343000113964081},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.33410000801086426},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33160001039505005},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.3273000121116638},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.326200008392334},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.2992999851703644},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.28760001063346863},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.2809000015258789},{"id":"https://openalex.org/C115168132","wikidata":"https://www.wikidata.org/wiki/Q55813","display_name":"Machine code","level":3,"score":0.2734000086784363},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.2662999927997589},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2648000121116638},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.26420000195503235},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.258899986743927},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.2547999918460846},{"id":"https://openalex.org/C96147967","wikidata":"https://www.wikidata.org/wiki/Q190686","display_name":"Subroutine","level":2,"score":0.25}],"mesh":[],"locations_count":5,"locations":[{"id":"pmh:oai:arXiv.org:2610.04808","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2610.04808","pdf_url":"https://arxiv.org/pdf/2610.04808","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:cds.cern.ch:2972811","doi":null,"is_oa":false,"landing_page_url":"http://cds.cern.ch/record/2972811","pdf_url":null,"source":{"id":"https://openalex.org/S4306402195","display_name":"CERN Document Server (European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/0481a5fb-fc98-48a9-966e-c435d60b0f0a","doi":null,"is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/0481a5fb-fc98-48a9-966e-c435d60b0f0a","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Sun, C, Que, Z, Danopoulos, D, Pierini, M, Luk, W & Spiropulu, M 2026, Alkaid: A Compiler Framework for Ultra-Low-Latency Kernels on Hardware. in 2026 IEEE 44th International Conference on Computer Design (ICCD). IEEE International Conference on Computer Design: VLSI in Computers and Processors, (ICCD), Institute of Electrical and Electronics Engineers (IEEE).","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/0481a5fb-fc98-48a9-966e-c435d60b0f0a","doi":null,"is_oa":true,"landing_page_url":"https://hdl.handle.net/1983/0481a5fb-fc98-48a9-966e-c435d60b0f0a","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Sun, C, Que, Z, Danopoulos, D, Pierini, M, Luk, W & Spiropulu, M 2026, Alkaid: A Compiler Framework for Ultra-Low-Latency Kernels on Hardware. in 2026 IEEE 44th International Conference on Computer Design (ICCD). IEEE International Conference on Computer Design: VLSI in Computers and Processors, (ICCD), Institute of Electrical and Electronics Engineers (IEEE).","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"doi:10.48550/arxiv.2610.04808","doi":"https://doi.org/10.48550/arxiv.2610.04808","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2610.04808","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2610.04808","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2610.04808","pdf_url":"https://arxiv.org/pdf/2610.04808","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G3496335909","display_name":"Centre for Spatial Computational Learning","funder_award_id":"EP/S030069/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G488418063","display_name":"SONNETS: Scalability Oriented Novel Network of Event Triggered Systems","funder_award_id":"EP/X036006/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G514660964","display_name":"DART: Design Accelerators by Regulating Transformations","funder_award_id":"EP/V028251/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G5248561189","display_name":"Event-based parallel computing - partially ordered event-triggered systems (POETS)","funder_award_id":"EP/N031768/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G5495006781","display_name":null,"funder_award_id":"SIF-2023-004","funder_id":"https://openalex.org/F4320313559","funder_display_name":"CERN"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320313559","display_name":"CERN","ror":"https://ror.org/01ggx4157"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7220716858.pdf","grobid_xml":"https://content.openalex.org/works/W7220716858.grobid-xml"},"referenced_works_count":3,"referenced_works":["https://openalex.org/W4393805794","https://openalex.org/W7102702668","https://openalex.org/W7127567532"],"related_works":["https://openalex.org/W7223205215","https://openalex.org/W7124976418","https://openalex.org/W7127342611","https://openalex.org/W7106192168","https://openalex.org/W7206993691","https://openalex.org/W4318685721","https://openalex.org/W4312121047","https://openalex.org/W4395474475","https://openalex.org/W7154454488","https://openalex.org/W4312556184"],"abstract_inverted_index":{"Ultra-low-latency":[0],"machine":[1],"learning":[2],"and":[3,24,35,83,106,112,122,146,194,203],"data":[4],"processing":[5],"pipelines":[6],"operating":[7],"on":[8],"the":[9,79,137,155,181,192],"sub-microsecond":[10,43],"level":[11,108],"often":[12],"contain":[13],"static":[14],"dataflow":[15,45],"kernels":[16,46,198],"that":[17,41],"require":[18],"fine-grained":[19],"bitwidth":[20],"control,":[21],"arithmetic":[22,92],"optimization,":[23],"fast":[25],"hardware":[26],"performance":[27,127,179],"estimation.":[28],"This":[29],"works":[30],"introduce":[31],"Alkaid,":[32],"a":[33],"free":[34],"open":[36],"source":[37],"domain":[38],"specific":[39],"compiler":[40],"translates":[42],"latency":[44,168],"into":[47],"platform":[48],"agnostic":[49],"Register":[50],"Transfer":[51],"Level":[52],"(RTL)":[53],"or":[54],"High-Level":[55],"Synthesis":[56],"(HLS)-ready":[57],"code":[58,113],"in":[59,136,169],"seconds.":[60],"Alkaid":[61,89,96,115,148,176],"targets":[62],"ultra-low-latency":[63],"ML":[64,141],"pipelines,":[65],"especially":[66],"those":[67],"addressed":[68],"by":[69],"existing":[70],"ML-to-hardware":[71],"flows":[72,158],"such":[73,199],"as":[74,200],"\\texttt{hls4ml},":[75],"while":[76,189],"also":[77,190],"supporting":[78],"surrounding":[80],"pre-processing,":[81],"post-processing,":[82],"control":[84],"logic.":[85],"At":[86],"its":[87],"core,":[88],"uses":[90],"an":[91,123],"centric":[93],"intermediate":[94],"representation,":[95],"Low-level":[97],"IR":[98],"(ALIR),":[99],"to":[100,165,180],"preserve":[101],"fixed-point":[102],"semantics,":[103],"heterogeneous":[104],"bitwidths,":[105],"operation":[107],"structure":[109],"for":[110,129,159,184],"optimization":[111,120],"generation.":[114],"further":[116],"provides":[117],"comprehensive":[118],"hardware-aware":[119],"passes":[121],"interpretable":[124],"white-box":[125],"analytical":[126],"model":[128],"rapid":[130],"design":[131],"space":[132],"exploration":[133],"without":[134],"synthesis":[135],"loop.":[138],"Across":[139],"representative":[140],"workloads,":[142],"including":[143],"MLPs,":[144],"GNNs,":[145],"transformers,":[147],"achieves":[149,177],"20-30\\%":[150],"lower":[151,167],"LUT":[152],"usage":[153],"than":[154],"best":[156],"prior":[157],"bit-exact":[160],"equivalent":[161],"designs,":[162],"with":[163],"up":[164],"40\\%":[166],"some":[170],"cases.":[171],"Beyond":[172],"typical":[173],"neural":[174],"networks,":[175],"comparable":[178],"state-of-the-art":[182],"method":[183],"synthesizing":[185],"boosted":[186],"decision":[187],"trees,":[188],"enabling":[191],"implementation":[193],"integration":[195],"of":[196],"non-ML":[197],"sorting":[201],"networks":[202],"histograms.":[204]},"counts_by_year":[],"updated_date":"2026-11-09T13:22:03.289127","created_date":"2026-10-07T00:00:00"}