{"id":"https://openalex.org/W7220706166","doi":"https://doi.org/10.1109/vdat72243.2026.11704549","title":"A UVMF-Based Security-Aware Functional Verification Framework for AES-256 Hardware IP","display_name":"A UVMF-Based Security-Aware Functional Verification Framework for AES-256 Hardware IP","publication_year":2026,"publication_date":"2026-08-01","ids":{"openalex":"https://openalex.org/W7220706166","doi":"https://doi.org/10.1109/vdat72243.2026.11704549"},"language":"en","primary_location":{"id":"doi:10.1109/vdat72243.2026.11704549","doi":"https://doi.org/10.1109/vdat72243.2026.11704549","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vdat72243.2026.11704549","pdf_url":null,"source":{"id":"https://openalex.org/S7407088243","display_name":"International Symposium on VLSI Design and Test (VDAT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 30th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/vdat72243.2026.11704549","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5157706717","display_name":"Ayush Modi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayush Modi","raw_affiliation_strings":["CSIR- Central Electronics Engineering Research Institute (CEERI)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSIR- Central Electronics Engineering Research Institute (CEERI)","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032428906","display_name":"Diksha Shekhawat","orcid":"https://orcid.org/0000-0002-7585-6984","observed_orcids":["https://orcid.org/0000-0002-7585-6984"]},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Diksha Shekhawat","raw_affiliation_strings":["CSIR- Central Electronics Engineering Research Institute (CEERI)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSIR- Central Electronics Engineering Research Institute (CEERI)","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087628279","display_name":"Jugal Gandhi","orcid":"https://orcid.org/0000-0001-8720-1582","observed_orcids":["https://orcid.org/0000-0001-8720-1582"]},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jugal Gandhi","raw_affiliation_strings":["CSIR- Central Electronics Engineering Research Institute (CEERI)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSIR- Central Electronics Engineering Research Institute (CEERI)","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101439932","display_name":"M. Santosh","orcid":"https://orcid.org/0000-0002-3384-3501","observed_orcids":["https://orcid.org/0000-0002-3384-3501"]},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Santosh","raw_affiliation_strings":["CSIR- Central Electronics Engineering Research Institute (CEERI)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSIR- Central Electronics Engineering Research Institute (CEERI)","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011088447","display_name":"Jai Gopal Pandey","orcid":"https://orcid.org/0000-0001-9937-7438","observed_orcids":["https://orcid.org/0000-0001-9937-7438"]},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jai Gopal Pandey","raw_affiliation_strings":["CSIR- Central Electronics Engineering Research Institute (CEERI)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSIR- Central Electronics Engineering Research Institute (CEERI)","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100712113","display_name":"Chandra Shekhar","orcid":"https://orcid.org/0000-0002-2114-9096","observed_orcids":["https://orcid.org/0000-0002-2114-9096","https://orcid.org/0000-0003-2818-5361","https://orcid.org/0000-0002-5046-4888"]},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandra Shekhar","raw_affiliation_strings":["Birla Institute of Technology and Science (BITS)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science (BITS)","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.6726155,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"603","last_page":"608"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.8945000171661377,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.8945000171661377,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.032600000500679016,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.027799999341368675,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/aes-256","display_name":"AES-256","score":0.9929999709129333},{"id":"https://openalex.org/keywords/functional-verification","display_name":"functional verification","score":0.6949999928474426},{"id":"https://openalex.org/keywords/systemverilog-assertions","display_name":"SystemVerilog assertions","score":0.7839999794960022},{"id":"https://openalex.org/keywords/functional-coverage","display_name":"functional coverage","score":0.8650000095367432},{"id":"https://openalex.org/keywords/avalanche-effect","display_name":"avalanche effect","score":0.7749999761581421},{"id":"https://openalex.org/keywords/stuck-at-fault-testing","display_name":"stuck-at fault testing","score":0.843999981880188},{"id":"https://openalex.org/keywords/cryptographic-hardware","display_name":"cryptographic hardware","score":0.7049999833106995},{"id":"https://openalex.org/keywords/hardware-ip-core","display_name":"hardware IP core","score":0.45100000500679016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.64410001039505},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4717000126838684},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.3630000054836273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3531999886035919},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.3386000096797943},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.32199999690055847},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.319599986076355},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.31769999861717224},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.29249998927116394},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.27570000290870667},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.27469998598098755},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.26910001039505005},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.2648000121116638},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.25850000977516174},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.2533000111579895}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vdat72243.2026.11704549","doi":"https://doi.org/10.1109/vdat72243.2026.11704549","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vdat72243.2026.11704549","pdf_url":null,"source":{"id":"https://openalex.org/S7407088243","display_name":"International Symposium on VLSI Design and Test (VDAT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 30th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/vdat72243.2026.11704549","doi":"https://doi.org/10.1109/vdat72243.2026.11704549","is_oa":true,"landing_page_url":"https://doi.org/10.1109/vdat72243.2026.11704549","pdf_url":null,"source":{"id":"https://openalex.org/S7407088243","display_name":"International Symposium on VLSI Design and Test (VDAT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 30th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2904326284","https://openalex.org/W2943238183","https://openalex.org/W4386920499","https://openalex.org/W4396220302","https://openalex.org/W4407639483","https://openalex.org/W4411179387","https://openalex.org/W4416429719","https://openalex.org/W7123600044","https://openalex.org/W7160408756"],"related_works":["https://openalex.org/W7220673581","https://openalex.org/W2890993310","https://openalex.org/W2745472849","https://openalex.org/W2904326284","https://openalex.org/W2739376259","https://openalex.org/W2597028045","https://openalex.org/W2799077327","https://openalex.org/W2364741584","https://openalex.org/W7215985212","https://openalex.org/W2804180657"],"abstract_inverted_index":{"Advanced":[0],"Encryption":[1],"Standard":[2],"(AES-256)":[3],"is":[4,18],"widely":[5],"used":[6],"for":[7,36,134],"secure":[8],"data":[9],"communication.":[10],"The":[11,49,66,124,148,162],"verification":[12,34,67,100,136,146,172],"of":[13,122,158,173],"AES-256":[14,38,72,160],"hardware":[15,175],"IP":[16,73],"cores":[17],"crucial":[19],"to":[20,91,118,170],"ensure":[21],"both":[22],"functional":[23,33,60,93,153],"accuracy":[24],"and":[25,62,86,112,131,155],"security":[26,157],"robustness.":[27],"This":[28],"paper":[29],"presents":[30],"a":[31,166],"securityaware":[32],"framework":[35,51,96],"an":[37],"intellectual":[39],"property":[40],"(IP)":[41],"using":[42,176],"the":[43,70,95,120,135,151,159],"Universal":[44],"Verification":[45],"Methodology":[46],"Framework":[47],"(UVMF).":[48],"proposed":[50,125,163],"integrates":[52],"constrained-random":[53],"stimulus":[54],"generation,":[55],"protocol-aware":[56],"monitoring,":[57],"scoreboard-based":[58],"comparison,":[59],"coverage,":[61],"SystemVerilog":[63],"Assertions":[64],"(SVA).":[65],"environment":[68],"evaluates":[69],"black-box":[71],"under":[74],"various":[75],"test":[76,80,104],"scenarios,":[77],"including":[78],"directed":[79],"vectors,":[81,83],"random":[82],"boundary":[84],"conditions,":[85,115],"corner":[87],"cases.":[88],"In":[89],"addition":[90],"traditional":[92],"verification,":[94],"also":[97],"incorporates":[98],"security-aware":[99,171],"strategies.":[101],"Various":[102],"security-oriented":[103],"patterns,":[105],"such":[106],"as":[107],"walking-bit,":[108],"symmetry-bit,":[109],"avalanche-effect":[110],"analysis,":[111],"stuck-at":[113],"fault":[114],"are":[116],"applied":[117],"assess":[119],"robustness":[121],"IP.":[123,161],"work":[126],"achieves$\\mathbf{1":[127],"0":[128,129],"\\%}$functional":[130],"assertion":[132],"coverage":[133,154],"scenarios.":[137],"Experimental":[138],"results":[139],"show":[140],"effective":[141],"bug":[142],"detection":[143],"with":[144],"improved":[145],"efficiency.":[147],"outcomes":[149],"demonstrate":[150],"high":[152],"robust":[156],"methodology":[164],"provides":[165],"systematic,":[167],"scalable":[168],"approach":[169],"cryptographic":[174],"UVMF.":[177]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-10-07T00:00:00"}