{"id":"https://openalex.org/W7220683061","doi":"https://doi.org/10.1007/978-981-92-1243-9_39","title":"Design of Hybrid Full Adder/Subtractor Using Reversible Logic","display_name":"Design of Hybrid Full Adder/Subtractor Using Reversible Logic","publication_year":2026,"publication_date":"2026-10-06","ids":{"openalex":"https://openalex.org/W7220683061","doi":"https://doi.org/10.1007/978-981-92-1243-9_39"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-92-1243-9_39","doi":"https://doi.org/10.1007/978-981-92-1243-9_39","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-92-1243-9_39","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W7220718707","display_name":"Innovations and Applications of Next-Gen Communications"},"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5143617138","display_name":"Veeresh Kumasigi","orcid":"https://orcid.org/0009-0009-8407-1845","observed_orcids":["https://orcid.org/0009-0009-8407-1845"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"K. Veeresh","raw_affiliation_strings":["Department of E&CE, Sharnbasva University Kalaburagi, Kalaburagi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E&CE, Sharnbasva University Kalaburagi, Kalaburagi, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063823021","display_name":"Vilaskumar M. Patil","orcid":"https://orcid.org/0000-0003-3038-9283","observed_orcids":["https://orcid.org/0000-0003-3038-9283"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vilaskumar Patil","raw_affiliation_strings":["Department of E&CE, Sharnbasva University Kalaburagi, Kalaburagi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of E&CE, Sharnbasva University Kalaburagi, Kalaburagi, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5143617138"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"507","last_page":"516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11803","display_name":"Superconducting and THz Device Technology","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/full-adder","display_name":"full adder","score":0.7820000052452087},{"id":"https://openalex.org/keywords/full-subtractor","display_name":"full subtractor","score":0.9980000257492065},{"id":"https://openalex.org/keywords/reversible-logic","display_name":"reversible logic","score":0.9769999980926514},{"id":"https://openalex.org/keywords/feynman-gate","display_name":"Feynman gate","score":0.996999979019165},{"id":"https://openalex.org/keywords/transistor-logic","display_name":"transistor logic","score":0.5590000152587891},{"id":"https://openalex.org/keywords/quantum-computing","display_name":"quantum computing","score":0.5120000243186951},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"nanotechnology","score":0.9089999794960022},{"id":"https://openalex.org/keywords/integrated-circuit-scaling","display_name":"integrated circuit scaling","score":0.5149999856948853},{"id":"https://openalex.org/keywords/circuit-area-reduction","display_name":"circuit area reduction","score":0.6179999709129333},{"id":"https://openalex.org/keywords/circuit-speed","display_name":"circuit speed","score":0.44699999690055847}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5619999766349792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5590999722480774},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5547000169754028},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5163000226020813},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4832000136375427},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4830999970436096},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.43529999256134033},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4235999882221222},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42260000109672546},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.41990000009536743},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41589999198913574},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.39500001072883606},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.36559998989105225},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.3481000065803528},{"id":"https://openalex.org/C65574998","wikidata":"https://www.wikidata.org/wiki/Q386272","display_name":"Feynman diagram","level":2,"score":0.33550000190734863},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.32510000467300415},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.31779998540878296},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3142000138759613},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.2906000018119812},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.28940001130104065},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2888999879360199},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.28839999437332153},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.2797999978065491},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27950000762939453},{"id":"https://openalex.org/C23375383","wikidata":"https://www.wikidata.org/wiki/Q176499","display_name":"Unconventional computing","level":2,"score":0.27799999713897705},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.27649998664855957},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.2662000060081482},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.2653999924659729},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.26499998569488525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2581999897956848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2556000053882599},{"id":"https://openalex.org/C169460222","wikidata":"https://www.wikidata.org/wiki/Q1206311","display_name":"Quantum logic","level":4,"score":0.25360000133514404},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.2524999976158142}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-92-1243-9_39","doi":"https://doi.org/10.1007/978-981-92-1243-9_39","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-92-1243-9_39","pdf_url":null,"source":{"id":"https://openalex.org/S4210179954","display_name":"Lecture notes in electrical engineering","issn_l":"1876-1100","issn":["1876-1100","1876-1119"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Electrical Engineering","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1963721752","https://openalex.org/W1982907376","https://openalex.org/W2054495961","https://openalex.org/W2059422871","https://openalex.org/W2137760991","https://openalex.org/W2138067279","https://openalex.org/W2162598985","https://openalex.org/W4233798822","https://openalex.org/W4392308843","https://openalex.org/W4400035980"],"related_works":["https://openalex.org/W1482656989","https://openalex.org/W7097497690","https://openalex.org/W2097927188","https://openalex.org/W146308366","https://openalex.org/W2343195713","https://openalex.org/W2588369369","https://openalex.org/W7216878966","https://openalex.org/W2095075573","https://openalex.org/W4392308843","https://openalex.org/W2341288165"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-10-26T11:51:55.731654","created_date":"2026-10-07T00:00:00"}