{"id":"https://openalex.org/W7220659355","doi":"https://doi.org/10.1109/aikiie69997.2026.11708392","title":"Low Leakage CMOS Circuits Using a 22 Nm NMOS Based Clock Gating Technique","display_name":"Low Leakage CMOS Circuits Using a 22 Nm NMOS Based Clock Gating Technique","publication_year":2026,"publication_date":"2026-08-01","ids":{"openalex":"https://openalex.org/W7220659355","doi":"https://doi.org/10.1109/aikiie69997.2026.11708392"},"language":"en","primary_location":{"id":"doi:10.1109/aikiie69997.2026.11708392","doi":"https://doi.org/10.1109/aikiie69997.2026.11708392","is_oa":true,"landing_page_url":"https://doi.org/10.1109/aikiie69997.2026.11708392","pdf_url":null,"source":{"id":"https://openalex.org/S7407096128","display_name":"International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 2nd International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/aikiie69997.2026.11708392","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5143525860","display_name":"P. Ranjithkumar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P. Ranjithkumar","raw_affiliation_strings":["School of ECE, REVA University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, REVA University","institution_ids":["https://openalex.org/I83737708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5157677886","display_name":"Jarvis. B","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jarvis. B","raw_affiliation_strings":["School of ECE, REVA University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, REVA University","institution_ids":["https://openalex.org/I83737708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022199502","display_name":"Prasenjit Deb","orcid":"https://orcid.org/0000-0002-6854-6654","observed_orcids":["https://orcid.org/0000-0002-6854-6654"]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prasenjit Deb","raw_affiliation_strings":["School of ECE, REVA University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, REVA University","institution_ids":["https://openalex.org/I83737708"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83737708"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":0.9980000257492065},{"id":"https://openalex.org/keywords/leakage-current-reduction","display_name":"leakage current reduction","score":0.9570000171661377},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.8360000252723694},{"id":"https://openalex.org/keywords/22-nm-cmos","display_name":"22nm CMOS","score":0.8859999775886536},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8939999938011169},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":1.0},{"id":"https://openalex.org/keywords/full-adder","display_name":"full adder","score":0.9980000257492065},{"id":"https://openalex.org/keywords/low-power-vlsi-circuits","display_name":"low-power VLSI circuits","score":0.7170000076293945},{"id":"https://openalex.org/keywords/transmission-delay","display_name":"transmission delay","score":0.640999972820282},{"id":"https://openalex.org/keywords/switching-activity","display_name":"switching activity","score":0.6200000047683716}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7768999934196472},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6075000166893005},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5012999773025513},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.49000000953674316},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4708999991416931},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4327000081539154},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4278999865055084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4198000133037567},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.390500009059906},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33469998836517334},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.29899999499320984},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.29840001463890076},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.29809999465942383},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.27399998903274536},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2583000063896179},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2581000030040741},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.25380000472068787}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aikiie69997.2026.11708392","doi":"https://doi.org/10.1109/aikiie69997.2026.11708392","is_oa":true,"landing_page_url":"https://doi.org/10.1109/aikiie69997.2026.11708392","pdf_url":null,"source":{"id":"https://openalex.org/S7407096128","display_name":"International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 2nd International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/aikiie69997.2026.11708392","doi":"https://doi.org/10.1109/aikiie69997.2026.11708392","is_oa":true,"landing_page_url":"https://doi.org/10.1109/aikiie69997.2026.11708392","pdf_url":null,"source":{"id":"https://openalex.org/S7407096128","display_name":"International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 2nd International Conference on Ambient Intelligence, Knowledge Informatics and Industrial Electronics (AIKIIE)","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2519849818","https://openalex.org/W3121230237","https://openalex.org/W3151600077","https://openalex.org/W3200425515","https://openalex.org/W4324267478","https://openalex.org/W4378175625","https://openalex.org/W4399884642","https://openalex.org/W4401071943","https://openalex.org/W4403723299","https://openalex.org/W4409103638","https://openalex.org/W4410887091","https://openalex.org/W4411208096","https://openalex.org/W7125585214","https://openalex.org/W7125962452","https://openalex.org/W7128682977","https://openalex.org/W7129358775"],"related_works":["https://openalex.org/W1982484970","https://openalex.org/W2790699162","https://openalex.org/W3205433590","https://openalex.org/W2725371324","https://openalex.org/W311841348","https://openalex.org/W2093874868","https://openalex.org/W3216762632","https://openalex.org/W2753251806","https://openalex.org/W1598781541","https://openalex.org/W7168511739"],"abstract_inverted_index":{"Clock":[0],"gating":[1,17,142],"is":[2,88],"an":[3,47],"effective":[4],"technique":[5,143],"to":[6,26,66,73,82,95,102,110],"reduce":[7],"dynamic":[8],"power":[9,146],"feasting":[10],"in":[11],"CMOS":[12,38,158],"circuits.":[13],"An":[14],"NMOS-based":[15,140],"clock":[16,49,141],"approach":[18],"studied":[19],"at":[20],"a":[21],"22":[22,93],"nm":[23],"technology":[24],"node":[25],"minimize":[27],"redundant":[28],"switching":[29],"activity":[30],"and":[31,41,76,107],"leakage":[32,56,60],"current.":[33],"The":[34,51,116,134],"proposed":[35],"circuit":[36],"includes":[37],"NAND,":[39,99],"NOR,":[40,106],"full":[42,77],"adder":[43,78],"circuits":[44],"structured":[45],"by":[46],"NMOS-gated":[48],"signal.":[50],"Simulated":[52],"results":[53],"demonstrate":[54],"substantial":[55],"reduction,":[57],"where":[58],"NAND":[59],"current":[61],"drops":[62],"from":[63,70,79,92],"5.2":[64],"nA":[65,72,81],"1.4":[67],"nA,":[68,75],"NOR":[69],"4.8":[71],"1.2":[74],"6.5":[80],"2.1":[83],"nA.":[84],"Additionally,":[85],"transmission":[86],"delay":[87],"enhanced,":[89],"with":[90],"reductions":[91],"ps":[94,97,101,104,109,112],"15":[96],"for":[98,105,113,155],"25":[100],"17":[103],"38":[108],"24":[111],"the":[114,138],"fulladder.":[115],"output":[117],"voltage":[118],"levels":[119],"stay":[120],"stable":[121],"as$\\text{VOH}":[122],"\\approx":[123,126],"0.94":[124],"\\mathrm{V}$and$\\text{VOL}":[125],"0.03":[127],"\\mathrm{V}$,":[128],"which":[129],"ensure":[130],"reliable":[131],"logic":[132],"operation.":[133],"outcomes":[135],"confirm":[136],"that":[137],"suggested":[139],"successfully":[144],"reduces":[145],"consumption":[147],"while":[148],"enhancing":[149],"execution,":[150],"making":[151],"it":[152],"suitable":[153],"candidate":[154],"next-generation":[156],"low-power":[157],"VLSI":[159],"systems.":[160]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-10-07T00:00:00"}